DOC PREVIEW
MIT 6 111 - Study Notes

This preview shows page 1-2-3-4-5-32-33-34-35-65-66-67-68-69 out of 69 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 69 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

FeaturesGeneral DescriptionACE Flash Memory CardSystem ACE File StructureACE ControllerStatus IndicatorsSystem ACE RESETInterfaces OverviewCompactFlash Interface (CF)Microprocessor Interface (MPU)MPU Port Signal DescriptionMPU Timing DescriptionSingle Register Read CycleSingle Register Write CycleMultiple Register Read TimingMultiple Register Write TimingData Buffer Ready TimingData Buffer Read Cycle Ready TimingData Buffer Read Cycle Ready TimingInterrupt TimingRegister SpecificationBUSMODEREG Register (BYTE address 00h-01h, WORD address 00h)STATUSREG Register (BYTE address 04h-07h, WORD address 02h-03h)ERRORREG Register (BYTE address 08h-0Bh, WORD address 04h-05h)CFGLBAREG Register (BYTE address 0Ch-0Fh, WORD address 06h-07h)MPULBAREG Register (BYTE address 10h-13h, WORD address 08h-09h)SECCNTCMDREG Register (BYTE address 014h-15h, WORD address 0Ah)VERSIONREG Register (BYTE address 16h-17h, WORD address 0Bh)CONTROLREG Register (BYTE address 18h-1Bh, WORD address 0Ch-0Dh)FATSTATREG Register (BYTE address 1Ch-1Dh, WORD address 0Eh)DATABUFREG Register (BYTE address 40h-7Fh, WORD address 20h-3Fh)Test JTAG Interface (TSTJTAG)Instruction RegisterBoundary-Scan RegisterBit SequenceIdentification RegisterBypass RegisterTAP Timing CharacteristicsConfiguration JTAG Interface (CFGJTAG)Typical Configuration ModesCompactFlash (CF) to Configuration JTAG (CFGJTAG) SetupCompactFlash (CF) to Microprocessor (MPU) SetupReading Sector Data from Compact Flash Control Flow ProcessGet CompactFlash Lock Control Flow ProcessCheck if Ready for a Command Control FlowProcessRead Data Buffer Control Flow ProcessWait for Buffer Ready Control Flow ProcessMicroprocessor (MPU) to CompactFlash (CF) SetupWriting Sector Data to Compact Flash Control Flow ProcessWrite Data Buffer Control Flow ProcessMicroprocessor (MPU) to Configuration JTAG (CFGJTAG) SetupWrite Data to CFGJTAG Interface Control FlowProcessTest JTAG (TSTJTAG) to Configuration JTAG (CFGJTAG) SetupGeneral Timing SpecificationsMPU Interface Timing CharacteristicsCompactFlash Interface Timing CharacteristicsConfiguration JTAG Interface Timing CharacteristicsTest JTAG Interface Timing CharacteristicsMiscellaneous Timing CharacteristicsElectrical CharacteristicsPackage Specifications: (Package Dimensions and Reliability Data)Pin DescriptionsACE Flash Card I/O PinsACE Controller I/O PinsOrdering InformationRevision HistoryDS080 (v1.5) April 5, 2002 www.xilinx.com 1Advance Product Specification 1-800-255-7778© 2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.Features• System-Level Features:- High-capacity pre-engineered configuration solution for FPGAs- Chipset configuration solution:· ACE™ Controller – Configuration manager· ACE Flash – High-capacity CompactFlash™ storage device- Non-volatile system solution- Flexible configuration interfaces- System configuration rates of up to 30 Mb/s- Board space requirement as low as 25 cm2 • ACE Flash (Xilinx-supplied Flash Cards):- Densities of 128 Mbits and 256 Mbits- CompactFlash Type I form factor- PC Card ATA protocol compatible- Noiseless and low CMOS power- Automatic error correction and write retry capabilities- Multiple partitions- Program/erase over full commercial/industrial temperature range- Removable storage device- Excellent quality and reliability· MTBF >1,000,000 hours· Minimum 10,000 insertions• ACE Controller:- CompactFlash interface supports ACE Flash cards, standard third-party CompactFlash (Type I or Type II) cards, and IBM Microdrives with up to 8 Gbit capacity- Configuration of a target FPGA chain through IEEE 1149.1 JTAG with a throughput up to 16.7 Mbits/sec- Interfaces include CompactFlash, JTAG, and MPU- MPU interface is compatible with microprocessor/ microcontroller bus interfaces, such as the IBM PPC405, and Siemens 80C166- IEEE 1149.1 Boundary-Scan Standard Compliant (JTAG)- FAT12/16 file system- Compact 144-pin TQFP package-Low powerGeneral DescriptionXilinx developed the System Advanced Configuration Envi-ronment (System ACE) family to address the need for aspace-efficient, pre-engineered, high-density configurationsolution for systems with multiple FPGAs. System ACEtechnology is a ground-breaking in-system programmableconfiguration solution that provides substantial savings indevelopment effort and cost per bit over traditional PROMand embedded solutions for high-capacity FPGA systems.The System ACE family combines Xilinx expertise in config-uration control with industry expertise in commodity memo-ries. The first member of the System ACE family usesCompactFlash.As shown in Figure 1, the System ACE CompactFlash solu-tion is a chipset, consisting of a controller device (ACE Con-troller) and a CompactFlash storage device (ACE Flash).0System ACE CompactFlash SolutionDS080 (v1.5) April 5, 200200Advance Product SpecificationRFigure 1: System ACE ChipsetInterface to FPGA Target Chainfrom CompactFlash, MPU, or Test JTAG PortACE FlashCompactFlash Storage DeviceDS080_01_032101128 Mbits or 256 MbitsSystem ACE Controller DeviceSystem ACE CompactFlash Solution2 www.xilinx.com DS080 (v1.5) April 5, 20021-800-255-7778 Advance Product SpecificationRFigure 2 shows that the ACE Controller contains multipleinterfaces, including CompactFlash, MPU, and JTAG, toallow for a highly flexible configuration solution. For addedflexibility, a CompactFlash or IBM Microdrive storage devicesuch as the Xilinx ACE Flash card can be used to store mul-tiple bitstreams, with a capacity of up to 256 Mbits. Thecombination of the ACE Controller and a standard Com-pactFlash or IBM Microdrive storage device delivers a pow-erful configuration solution for high-density FPGA systems.ACE Flash Memory CardThe Xilinx ACE Flash memory card is a CompactFlashsolid-state storage device that complies with the PersonalComputer Memory Card International Association ATA(PCMCIA ATA) specification. The ACE Flash card is avail-able in two densities: 128 Mbits and 256 Mbits. This cardcontains an on-card intelligent controller that managesinterface protocols, data storage and retrieval, ECC, defecthandling and diagnostics, power management, and clockcontrol. Using commercially available, low-cost peripheral devices,the ACE Flash card can be programmed


View Full Document

MIT 6 111 - Study Notes

Documents in this Course
Verilog

Verilog

21 pages

Video

Video

28 pages

Bass Hero

Bass Hero

17 pages

Deep 3D

Deep 3D

12 pages

SERPENT

SERPENT

8 pages

Vertex

Vertex

92 pages

Vertex

Vertex

4 pages

Snapshot

Snapshot

15 pages

Memories

Memories

42 pages

Deep3D

Deep3D

60 pages

Design

Design

2 pages

Frogger

Frogger

11 pages

SkiFree

SkiFree

81 pages

Vertex

Vertex

10 pages

EXPRESS

EXPRESS

2 pages

Labyrinth

Labyrinth

81 pages

Load more
Download Study Notes
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Study Notes and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Study Notes 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?