DOC PREVIEW
MIT 6 111 - Module Dependency Diagram

This preview shows page 1-2-3-23-24-25-26-46-47-48 out of 48 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 48 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

6.111 Final Project AppendixActive Stabilization 3-Axis Sensor PlatformScott Torborg, Kyle Vogt, Mike ScharfsteinModule Dependency Diagramlabkitaxisabs_ctl adc_fsm accel_pwm_decoder dac_fsmreg_with_leencoder filtersynchronizersign_to_two motor_encoder_fsm integrator transpose_tapDependencies between modules.The source code for all Verilog modules is included in this document. The filter.v code is generated programmatically by a Perl script, so that script is included as well.6.111 Spring 2005! Scott Torborg, Kyle Vogt, Mike Scharfstein! 1Module Codelabkit.v Verilog codemodule labkit(beep, audio_reset_b, ac97_sdata_out, ac97_sdata_in, ac97_synch,!!!!!!!!!!!ac97_bit_clock,!!!!!!!!!!!!!!!!!!!!!!vga_out_red, vga_out_green, vga_out_blue, vga_out_sync_b,!!!!!!!!!!!vga_out_blank_b, vga_out_pixel_clock, vga_out_hsync,!!!!!!!!!!!vga_out_vsync,!!!!!!!!!!!tv_out_ycrcb, tv_out_reset_b, tv_out_clock, tv_out_i2c_clock,!!!!!!!!!!!tv_out_i2c_data, tv_out_pal_ntsc, tv_out_hsync_b,!!!!!!!!!!!tv_out_vsync_b, tv_out_blank_b, tv_out_subcar_reset,!!!!!!!!!!!tv_in_ycrcb, tv_in_data_valid, tv_in_line_clock1,!!!!!!!!!!!tv_in_line_clock2, tv_in_aef, tv_in_hff, tv_in_aff,!!!!!!!!!!!tv_in_i2c_clock, tv_in_i2c_data, tv_in_fifo_read,!!!!!!!!!!!tv_in_fifo_clock, tv_in_iso, tv_in_reset_b, tv_in_clock,!!!!!!!!!!!ram0_data, ram0_address, ram0_adv_ld, ram0_clk, ram0_cen_b,!!!!!!!!!!!ram0_ce_b, ram0_oe_b, ram0_we_b, ram0_bwe_b,!!!!!!!!!!!ram1_data, ram1_address, ram1_adv_ld, ram1_clk, ram1_cen_b,!!!!!!!!!!!ram1_ce_b, ram1_oe_b, ram1_we_b, ram1_bwe_b,!!!!!!!!!!!clock_feedback_out, clock_feedback_in,!!!!!!!!!!!flash_data, flash_address, flash_ce_b, flash_oe_b, flash_we_b,!!!!!!!!!!!flash_reset_b, flash_sts, flash_byte_b,!!!!!!!!!!!rs232_txd, rs232_rxd, rs232_rts, rs232_cts,!!!!!!!!!!!mouse_clock, mouse_data, keyboard_clock, keyboard_data,!!!!!!!!!!!clock_27mhz, clock1, clock2,!!!!!!!!!!!disp_blank, disp_data_out, disp_clock, disp_rs, disp_ce_b,!!!!!!!!!!!disp_reset_b, disp_data_in,!!!!!!!!!!!button0, button1, button2, button3, button_enter, button_right,!!!!!!!!!!!button_left, button_down, button_up,!!!!!!!!!!!switch,!!!!!!!!!!!led,!!!!!!!!!!!!!!!!!!!!!!user1, user2, user3, user4,!!!!!!!!!!!!!!!!!!!!!!daughtercard,!!!!!!!!!!!systemace_data, systemace_address, systemace_ce_b,!!!!!!!!!!!systemace_we_b, systemace_oe_b, systemace_irq, systemace_mpbrdy,!!!!!!!!!!!!!!!!!!!!!!analyzer1_data, analyzer1_clock,!!!!!!!!!!!analyzer2_data, analyzer2_clock,!!!!!!!!!!!analyzer3_data, analyzer3_clock,6.111 Spring 2005! Scott Torborg, Kyle Vogt, Mike Scharfstein! 2!!!!!!!!!!!analyzer4_data, analyzer4_clock);!!!output beep, audio_reset_b, ac97_synch, ac97_sdata_out;!!!input !ac97_bit_clock, ac97_sdata_in;!!!!!!output [7:0] vga_out_red, vga_out_green, vga_out_blue;!!!output vga_out_sync_b, vga_out_blank_b, vga_out_pixel_clock,!!!!!!vga_out_hsync, vga_out_vsync;!!!output [9:0] tv_out_ycrcb;!!!output tv_out_reset_b, tv_out_clock, tv_out_i2c_clock, tv_out_i2c_data,!!!!!!tv_out_pal_ntsc, tv_out_hsync_b, tv_out_vsync_b, tv_out_blank_b,!!!!!!tv_out_subcar_reset;!!!!!!input ![19:0] tv_in_ycrcb;!!!input !tv_in_data_valid, tv_in_line_clock1, tv_in_line_clock2, tv_in_aef,!!!!!!tv_in_hff, tv_in_aff;!!!output tv_in_i2c_clock, tv_in_fifo_read, tv_in_fifo_clock, tv_in_iso,!!!!!!tv_in_reset_b, tv_in_clock;!!!inout !tv_in_i2c_data;!!!!!!!!!!!inout ![35:0] ram0_data;!!!output [18:0] ram0_address;!!!output ram0_adv_ld, ram0_clk, ram0_cen_b, ram0_ce_b, ram0_oe_b, ram0_we_b;!!!output [3:0] ram0_bwe_b;!!!!!!inout ![35:0] ram1_data;!!!output [18:0] ram1_address;!!!output ram1_adv_ld, ram1_clk, ram1_cen_b, ram1_ce_b, ram1_oe_b, ram1_we_b;!!!output [3:0] ram1_bwe_b;!!!input !clock_feedback_in;!!!output clock_feedback_out;!!!!!!inout ![15:0] flash_data;!!!output [23:0] flash_address;!!!output flash_ce_b, flash_oe_b, flash_we_b, flash_reset_b, flash_byte_b;!!!input !flash_sts;!!!!!!output rs232_txd, rs232_rts;!!!input !rs232_rxd, rs232_cts;!!!input !mouse_clock, mouse_data, keyboard_clock, keyboard_data;!!!input !clock_27mhz, clock1, clock2;!!!output disp_blank, disp_clock, disp_rs, disp_ce_b, disp_reset_b; !!!!input !disp_data_in;!!!output !disp_data_out;!!!!!!input !button0, button1, button2, button3, button_enter, button_right,!!!!!!button_left, button_down, button_up;!!!input ![7:0] switch;!!!output [7:0] led;!!!inout [31:0] user1, user2, user3, user4;!!!6.111 Spring 2005! Scott Torborg, Kyle Vogt, Mike Scharfstein! 3!!!inout [43:0] daughtercard;!!!inout ![15:0] systemace_data;!!!output [6:0] !systemace_address;!!!output systemace_ce_b, systemace_we_b, systemace_oe_b;!!!input !systemace_irq, systemace_mpbrdy;!!!output [15:0] analyzer1_data, analyzer2_data, analyzer3_data,!!!!!!!!!analyzer4_data;!!!output analyzer1_clock, analyzer2_clock, analyzer3_clock, analyzer4_clock;!!!wire[7:0] dac3_data, pitch_dac_data, roll_dac_data;!!!wire dac3_cs, pitch_dac_cs, roll_dac_cs;!!!wire pitch_accel_y, pitch_accel_x, pitch_enc_b;!!!wire pitch_enc_b_bar, pitch_enc_a, pitch_enc_a_bar;!!!wire pitch_enc_ind, pitch_enc_ind_bar;!!!wire roll_accel_y, roll_accel_x, roll_enc_b;!!!wire roll_enc_b_bar, roll_enc_a, roll_enc_a_bar;!!!wire roll_enc_ind, roll_enc_ind_bar; !!!!wire pitch_gyro_adc_sclk, pitch_gyro_adc_din, pitch_gyro_adc_cs;!!!wire roll_gyro_adc_sclk, roll_gyro_adc_din, roll_gyro_adc_cs;!!!wire[11:0] accel_reg, gyro_reg;!!!wire global_reset;!!!wire[17:0] encoder_count;!!!wire[35:0] diff_amp;!!!!!!///////////////////////////////////////////////////////////////////////////!!!//!!!// I/O Assignments!!!//!!!////////////////////////////////////////////////////////////////////////////!!!!!!// Audio Input and Output!!!assign beep= 1'b0;!!!assign audio_reset_b = 1'b0;!!!assign ac97_synch = 1'b0;!!!// ac97_sdata_out and ac97_sdata_out are inputs;!!!// VGA Output!!!assign vga_out_red = 10'h0;!!!assign vga_out_green = 10'h0;!!!assign vga_out_blue = 10'h0;!!!assign vga_out_sync_b = 1'b1;!!!assign vga_out_blank_b = 1'b1;!!!assign vga_out_pixel_clock = 1'b0;!!!assign vga_out_hsync = 1'b0;!!!assign vga_out_vsync = 1'b0;!!!// Video Output!!!assign tv_out_ycrcb = 10'h0;!!!assign tv_out_reset_b = 1'b0;6.111 Spring 2005! Scott Torborg, Kyle Vogt, Mike Scharfstein! 4!!!assign tv_out_clock = 1'b0;!!!assign tv_out_i2c_clock = 1'b0;!!!assign tv_out_i2c_data = 1'b0;!!!assign tv_out_pal_ntsc = 1'b0;!!!assign tv_out_hsync_b = 1'b1;!!!assign tv_out_vsync_b = 1'b1;!!!assign tv_out_blank_b = 1'b1;!!!assign tv_out_subcar_reset = 1'b0;!!!!!!// Video Input!!!assign tv_in_i2c_clock = 1'b0;!!!assign


View Full Document

MIT 6 111 - Module Dependency Diagram

Documents in this Course
Verilog

Verilog

21 pages

Video

Video

28 pages

Bass Hero

Bass Hero

17 pages

Deep 3D

Deep 3D

12 pages

SERPENT

SERPENT

8 pages

Vertex

Vertex

92 pages

Vertex

Vertex

4 pages

Snapshot

Snapshot

15 pages

Memories

Memories

42 pages

Deep3D

Deep3D

60 pages

Design

Design

2 pages

Frogger

Frogger

11 pages

SkiFree

SkiFree

81 pages

Vertex

Vertex

10 pages

EXPRESS

EXPRESS

2 pages

Labyrinth

Labyrinth

81 pages

Load more
Download Module Dependency Diagram
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Module Dependency Diagram and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Module Dependency Diagram 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?