DOC PREVIEW
MIT 6 111 - General Information

This preview shows page 1-2 out of 5 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 – Introductory Digital Systems Laboratory General Information In-charge Prof. Anantha Chandrakasan, Room 38-107, 258-7619, [email protected] Lecturers Prof. Anantha Chandrakasan, Room 38-107, 258-7619, [email protected] Prof. Donald E. Troxel, Room 36-287, 3-2570, [email protected] Secretary Margaret Flaherty, Room 38-107, 3-0016, [email protected] TAs Cemal Akcaba ([email protected], 38-600, 3-7350) Jia Fu Cen ([email protected], 38-600, 3-7350) David Milliner ([email protected], 38-600, 3-7350) Recommended Reading (Purchase is NOT required). Logic Design: • Randy H. Katz, Contemporary Logic Design, Addison Wesley, MA, 1993 . Verilog: there are plenty of good Verilog books. We strongly recommend that you get a Verilog book. A couple of suggestions are given below: • Samir Palnitkar, Verilog HDL, Pearson Education (2nd edition). • Donald Thomas, Philip Moorby, The Verilog Hardware Description Language, Fifth Edition, Kluwer Academic Publishers. (Quantum Books, located at 4 Cambridge Center, Kendall Square, Phone: (617) 494-5042, www.quantumbooks.com). 6.111 Homepage http://web.mit.edu/6.111/www/s2004/ Component Pinouts/Data Pinouts for most components easily available through the web (e.g., do a google search to locate the appropriate data sheet). We will post most of the relevant sheets needed for the labs on the course web site. Drawing Template You do not have to use a template for drawing logic diagrams on the quiz. All logic diagrams submitted in this subject must be drawn with a template or on a computer, except for the quiz, where all that is required is that logic diagrams be legible. For homework and lab preparation,you may use a drawing template, though it is likely that you will use a computer-based drawing package. Preferred templates: MIL-STD-806C, in 1/2, 3/8 or 3/4 size, Koh-I-Noor No. 830544 or equivalent in Rapid Design or Pickett. (Templates are available at University Stationery (311 Massachusetts Ave.) and perhaps at the COOP (at Kendall Square).) Conduct of the Subject (minor changes may be made): Classes In the first couple of weeks the term, there will be lectures on Friday (to quickly ramp up on material needed for lab 1). Then, Fridays will be used for recitations (three parallel recitation sections from 1-2pm). Lectures and recitations are discontinued at the end of the term so you can focus on the final project (see course schedule for details). We will meet you frequently in the laboratory. We will meet in the lecture hall (34-101) for project group presentations after the block diagram conferences. Notification of particulars of the project presentations will be sent by email to [email protected]. Problem Sets Three sets will be issued and your solutions will be graded; these are based on the lectures and recitations. The goal of the problem sets is to reinforce lecture/recitation material and help prepare you for the labs. Laboratory Assignments All laboratory exercises must be completed; these are intended to prepare you for the term project. In doing these exercises, each student works individually. Quiz There will be one quiz during the term before Drop Date. Term Project The most important assignment is the Term Project, about which you will receive more detailed instruction later. In doing this assignment, you will work with one or, at most, two partners. You should begin finding your partner(s) early in the term. Grading Policy Late work will be penalized. Late homework will not be accepted. Lateness of the lab assignments will result in a 20% per day penalty for work completed 1-5 working days after the due date. No point credit will be given for unexcused lateness exceeding 5 days. The Lab 1 Checkoff sheet is to be initialed by a TA or LA and included with your report. Note that the checkoff sheet is NOT the report. Lab 1 report template is posted on the web site. Lab 2 report will be used for part of the CIM requirement. More details will provided in lecture. Lab 2 checkoff and final report are due on the same day. Lab 3 has an intermediate checkoff and the final checkoff and report are due on the same day. There is virtually no modification required to a report depending on the working of your lab implementation. However, reports with no lab effort will receive a zero. The term project requirements must be completed in accordance with the schedule given in the instructions. You must make a presentation of your part of your project to the rest of the classafter the logic diagram conference. You must demonstrate (i.e., present) your term project even if it does not fully function, and you must submit the written report in order to receive a passing grade. The assignment of letter grades (A,B,C,D,F) is an inherently subjective process. We do, however, make use of numerical data. A single number is computed by weighting graded assignments. The following weights will be used: Quiz 10% Writing (Lab 2 revision- part of CIM requirement) 10% 3 Problem Sets (emphasis on lab concepts) 5% Participation (lecture, recitation, labs) 5% 3 Lab Exercises Lab 1 10% Lab 2 10% Lab 3 15% Final Project 35% We construct a histogram of these summary numbers and proceed to discuss individual performances of virtually all students. Some of the factors considered are: 1. Diligence as measured by completion of most of the problem sets and by presence in the laboratory during final project time. 2. Completion of Labs 2 and 3. Past history has been that it is extremely rare for a student to receive an A without completing Lab 3. Of course, it is possible to get a grade lower than an A even if Lab 3 is done. 3. Project performance. a) Any student who does not turn in a final project report will receive an F. b) Students who do not construct a project will receive an F. c) Project complexity is an important factor in discriminating between an A and a B. An A is rarely given if the final project is not as complicated as the last Lab. d) It is extremely difficult for a student to receive an A without completing the final project. Of course, it is possible to get a grade lower than an A even if the final project is completed. Although 6.111 has a significant classroom component, it is


View Full Document

MIT 6 111 - General Information

Documents in this Course
Verilog

Verilog

21 pages

Video

Video

28 pages

Bass Hero

Bass Hero

17 pages

Deep 3D

Deep 3D

12 pages

SERPENT

SERPENT

8 pages

Vertex

Vertex

92 pages

Vertex

Vertex

4 pages

Snapshot

Snapshot

15 pages

Memories

Memories

42 pages

Deep3D

Deep3D

60 pages

Design

Design

2 pages

Frogger

Frogger

11 pages

SkiFree

SkiFree

81 pages

Vertex

Vertex

10 pages

EXPRESS

EXPRESS

2 pages

Labyrinth

Labyrinth

81 pages

Load more
Download General Information
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view General Information and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view General Information 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?