DOC PREVIEW
Berkeley COMPSCI 61C - Lecture 12

This preview shows page 1-2-3 out of 8 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 8 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 8 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 8 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 8 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

cs 61C L12 I/O.1Patterson Spring 99 ©UCBCS61CInput/OutputLecture 12February 26, 1999Dave Patterson(http.cs.berkeley.edu/~patterson)www-inst.eecs.berkeley.edu/~cs61c/schedule.htmlcs 61C L12 I/O.2Patterson Spring 99 ©UCB“Review..” 1/1°Pointer is high level language version ofaddress• Powerful yet dangerous concept°Like goto, with self-imposed discipline canachieve clarity and simplicity• Also can cause difficult to fix bugs°C supports pointers, pointer arithmetic°Java structure pointers have many of thesame potential problems!cs 61C L12 I/O.3Patterson Spring 99 ©UCBOutline°Input/Output (I/O) Motivation and Speed°Instruction set support for I/O°Synchronizing Processor and I/O devices°Polling to synchronize°Administrivia, “Computers in the News”°Example I/O interface: SPIM°Weaknesses of Polling°Interrupts to synchronize°Conclusioncs 61C L12 I/O.4Patterson Spring 99 ©UCBAnatomy: 5 components of any Computer Processor (active)ComputerControl(“brain”)Datapath(“brawn”)Memory(passive)(where programs, data live whenrunning)DevicesInputOutputKeyboard, MouseDisplay, PrinterDisk(whereprograms,data livewhen notrunning)Lectures 1-11 Lectures 12-14cs 61C L12 I/O.5Patterson Spring 99 ©UCBMotivation for Input/Output°I/O is how humans interact withcomputers°I/O lets computers do amazing things:• Read pressure of synthetic hand andcontrol synthetic arm and hand of fireman• Control propellers, fins, communicatein BOB (Breathable Observable Bubble)• Read bar codes of items in refrigerator°Computer without I/O like a car withoutwheels; great technology, but won’t getyou anywherecs 61C L12 I/O.6Patterson Spring 99 ©UCBI/O Device Examples and Speeds°I/O Speed: bytes transferred per second(from mouse to display: million-to-1)° Device Behavior Partner Data Rate(Kbytes/sec)Keyboard Input Human 0.01Mouse Input Human 0.02Line Printer Output Human 1.00Floppy disk Storage Machine 50.00Laser Printer Output Human 100.00Optical Disk Storage Machine 500.00Magnetic Disk Storage Machine 10,000.00Network-LAN I or O Machine 10,000.00Graphics Display Output Human 30,000.00cs 61C L12 I/O.7Patterson Spring 99 ©UCBInstruction Set Architecture for I/O°Some machines have special inputand output instructions°Alternative model (used by MIPS):• Input: ~ reads a sequence of bytes• Output: ~ writes a sequence of bytes°Memory also a sequence of bytes, souse loads for input, stores for output• Called “Memory Mapped Input/Output”• A portion of the address space dedicatedto communication paths to Input orOutput devices (no memory there)cs 61C L12 I/O.8Patterson Spring 99 ©UCBProcessor-I/O Speed Mismatch°500 MHz microprocessor can executea 500 million load or store instructionsper second, or 200,000 KB/s data rate• I/O devices from 0.01 KB/s to 30,000 KB/s°Input: device may not be ready to senddata as fast as the processor loads it• Also, might be waiting for human to act°Output: device may not be ready toaccept data as fast as processorstores it°What to do?cs 61C L12 I/O.9Patterson Spring 99 ©UCBProcessor Checks Status before Acting°Path to device generally has 2 registers:• 1 register says its OK to read/write(I/O ready), often called Control Register• 1 register to contain data, often calledData Register°Processor reads from Control Registerin loop, waiting for device to set Readybit in Control reg to say its OK (0 ⇒ 1)°Processor then loads from (input) orwrites to (output) data register• Load from device/Store into Data Registerresets Ready bit (1 ⇒ 0) of Control Registercs 61C L12 I/O.10Patterson Spring 99 ©UCBSPIM I/O Simulation°SPIM simulates 1 I/O device: memory-mapped terminal (keyboard + display)• Read from keyboard (receiver); 2 device regs• Writes to terminal (transmitter); 2 device regsReceived ByteReceiver Data0xffff0004Unused (00...00)(IE)Receiver Control0xffff0000Ready(I.E.)Unused (00...00)TransmittedByteTransmitter Control0xffff0008Transmitter Data0xffff000cReady(I.E.)Unused (00...00)Unusedcs 61C L12 I/O.11Patterson Spring 99 ©UCBSPIM I/O°Control register rightmost bit (0): Ready• It cannot be changed by processor (like $0)• Receiver: Ready==1 means character inData Register not yet been read;1 ⇒ 0 when data is read from Data Reg• Transmitter: Ready==1 means transmitter isready to accept a new character;0 ⇒ Transmitter still busy writing last char- (I.E. discussed later)°Data register rightmost byte has data• Receiver: last char from keyboard; rest = 0• Transmitter: when write rightmost byte,writes char to displaycs 61C L12 I/O.12Patterson Spring 99 ©UCBI/O Example°Input: Read from keyboard into $v0lui $t0, 0xffff # ffff0000Waitloop: lw $t1, 0($t0) # controlandi $t1,$t1,0x0001beq $t1,$zero, Waitlooplw $v0, 4($t0) # data°Output: Write to display from $a0lui $t0, 0xffff # ffff0000Waitloop: lw $t1, 8($t0) # controlandi $t1,$t1,0x0001beq $t1,$zero, Waitloopsw $a0, 12($t0) # data°Processor waiting for I/O called “Polling”cs 61C L12 I/O.13Patterson Spring 99 ©UCBAdministrivia°Readings: Pointers: COD: 3.11, K&R Ch. 5;I/O 8.3, 8.5, A.7, A.8°6th homework: Due 3/3 7PM• Exercises 8.1, 8.5, 8.8°3rd Project/5th Lab: MIPS Simulator Due Wed. 3/3 7PM; deadline Thurs 8AM°Upcoming events• Midterm on 3/17 5pm-8PM, 1 Pimentel• 4th Project due same day as midterm??? ⇒ 4th Project due Wed. 3/10• 2nd online questionnaire when demo 6th labcs 61C L12 I/O.14Patterson Spring 99 ©UCB“Computers in the News”°“Intel Demonstrates Performance of NewPentium Microprocessor”, NY Times, 2/24/99• Intel has tried to position the Pentium III as a“next generation”microprocessor, but industryanalysts have generally viewed the 500-MHzchip as merely an incremental advance overthe company's 450-MHz Pentium II chips. [Inpast Intel been closing in on RISC chips.]• “If you are just running the same old softwareit doesn't do much for you,” an analyst said.“It’s a little faster than the Pentium II 450.”Pentium III has additional instructions that offerfaster processing of three-dimensionalgraphics for games, speech recognitionprocessing and video compression.[software?]cs 61C L12 I/O.15Patterson Spring 99 ©UCBCost of Polling?°Assume for a processor with a 500-MHzclock it takes 400 clock cycles for apolling operation (call polling routine,accessing the device, and returning).Determine % of processor time for polling• Mouse: polled 30 times/sec


View Full Document

Berkeley COMPSCI 61C - Lecture 12

Documents in this Course
SIMD II

SIMD II

8 pages

Midterm

Midterm

7 pages

Lecture 7

Lecture 7

31 pages

Caches

Caches

7 pages

Lecture 9

Lecture 9

24 pages

Lecture 1

Lecture 1

28 pages

Lecture 2

Lecture 2

25 pages

VM II

VM II

4 pages

Midterm

Midterm

10 pages

Load more
Download Lecture 12
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Lecture 12 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Lecture 12 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?