DOC PREVIEW
SJSU CS 147 - ch10_io_comm

This preview shows page 1-2-24-25 out of 25 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Input/Output and CommunicationIntroductionReview of Direct Memory AccessDirect Memory AccessI/O Processors (Introduction)CPU Connection to I/O DevicesI/O ProcessorsCPU with I/O ProcessorTERMSThree Forms of CommandsThe Process of the IOPSerial CommunicationTwo types of Serial CommunicationSerial Communication BasicsIllustration of HandshakingAsynchronous Serial CommunicationSlide 17Line of transmissionSlide 19Synchronous TransmissionSynchronous Transmission FrameUniversal Asynchronous Receiver/Transmitters (UARTs)UARTsConclusionComputer Organization 147Input/Output and CommunicationChapter 10 Part IICS 147Andy LaiIntroductionI/O Processors–Input-Output ProcessorReview of DMABlock transfer commandsALU commandControl commandsSerial Communication–Explanation of the Basic–Asynchronous serial communication–Synchronous transmission–Introduction of Universal Asynchronous Receiver Transmitter (UARTs)Review of Direct Memory AccessDMA improves system performance by speeding up data transfer between memory and I/O SystemBypass CPU, allow CPU to be use in another process.DMA controllers must manipulates each data transfer from I/O devices, and can only read.Direct Memory AccessCPUI/ODevicesMemoryDirect Memory Access Controller(DMA)Address BusData BusControl BusI/O Processors (Introduction)I/O Processors also known as:I/O ControllersChannel ControllersPeripheral Processing units (PPU)Data ChannelCPU Connection to I/O DevicesI/O ProcessorsI/O Processors handles all of the interactions between the I/O devices and the CPU.I/O Processors communicates with input and output devices through separate address, data, and control lines. This provides an independent pathway for the transfer of information between external devices and internal memory.Relieves the CPU of ‘I/O device chores’Work LoadCPUCPU with I/O ProcessorTERMSInput-Output Processor (IOP)–Classified as a processor with direct memory access capability.–IOP fetches and execute its own instructionsIndependent of the CPUCPU initiating the IOP program–CPU is the master processor. IOP is considered the slave processors–There can be more than one or more IOP’sThree Forms of CommandsBlock transfer commands–Moves blocks data to IOP. Usually these instructions swap pages in and out of physical memory, and to load programs from disk memory.Arithmetic, logic, and Branch operations–IOP uses ALU instructions to manipulate the data so the process time for CPU is shorten.Control Command–Controls hardware. Ex: rewind the tape on a tape drive or ejecting a CD from a drive.The Process of the IOP•CPU Instructions•Sends Command to test IOP path•Status approved and sends I/O commands•CPU continues with other process•Request IOP status•Check status for correct transfer.•IOP Operations•Transfer status to Memory location•Access memory for IOP Commands•Conduct I/O transfer•I/O transfer completed, send status to CPU•Transfer status to memory locationSerial CommunicationTwo forms of communication–Parallel communicationTransfers more than one bit of data at a given timeN-bits transmitted at the same time through n- wiresFaster but requires many wires and is used in short distancesEX: Input/output devices, DMA controllers, and I/O processors–Serial CommunicationSerial communication refers to devices that cannot handle more than one bit of data at any given time by design.Requires one wire and is slower.Usually CPU use Parallel communication, if the device is serial, then the data is converted to use Parallel communicationEX: ModemsTwo types of Serial CommunicationAsynchronous Serial Communication–Interacts with devices outside of the computerEx: modem connecting to another computer–Transmit individual bytes instead of large blocks –Do not share a common clock.Synchronous Serial transmission–Transmits block of data in frames.Frames are had head in front of the data and a tail at the end of the data.–The head and tail contain information that allows the two computers to synchronize their clocksSerial Communication BasicsThere are parameters that must be agreed upon between the two computer system. One of them is the speed.–Also known as HandshakingDetermine speed and transfer protocol–Speed is measured by the number of bits per second (bps)–Also Know as Baud RateDevice must agree on number of data bits per data transmission.–Parity BitsError checking–Stop BitsEnd of transmissionIllustration of HandshakingI am 14,400 bpsOkI am 28,800 bpsI will speak 14,000 for youDataAsynchronous Serial CommunicationEach byte is transmitted separate entity.–The Device must be able to recognize:When transmission is occurring When to read a bit of dataWhen the transmission endsWhen the transmission is idle (no data being transmitted)Asynchronous Serial CommunicationDevice 1 transmission will output a ‘start bit’–A line of transmission is used to describe the communication.Device 2 receives and confirms the bit.Device 2 begins to read a data bit off the lineThen the process repeats however many data bits are on the line.The least significant bit is sent first and most important significant bit is sent last.Then Device 2 receives and confirms ‘stop bit’Line of transmissionIdleStartbitData 1 BitStopBitStartbitStop BitData 2 BitAsynchronous Serial CommunicationTransmitting numeric data is straight forwardTransmitting Characters are encoded with a binary value. –Most well know is American Standard Code for Information Interchange (ASCII)–Another is UNICODE.Synchronous TransmissionInstead of transmitting a start and stop bit for each data value, Synchronous transmission strings together several data values into a data block called a ‘frame.’There are several layers in the frame, similar to a data packet.There is a leading information, address of where the data is going, control ensure correct destination, the data it self, Cyclic redundancy check (CRC) to check there is no error and the trailing informationSynchronous Transmission FrameDataControlLeadingFlagTrailingFlagCRCAddress8 8 816n 8High Level Data Link Control(HDLC)Universal Asynchronous Receiver/Transmitters (UARTs)Asynchronous serial communication is a popular function. Manufacturers have designed special chip to deal with Asynchronous serial communication. This


View Full Document

SJSU CS 147 - ch10_io_comm

Documents in this Course
Cache

Cache

24 pages

Memory

Memory

54 pages

Memory

Memory

70 pages

Lecture 1

Lecture 1

53 pages

Cisc

Cisc

18 pages

Quiz 1

Quiz 1

4 pages

LECTURE 2

LECTURE 2

66 pages

RISC

RISC

40 pages

LECTURE 2

LECTURE 2

66 pages

Lecture 2

Lecture 2

67 pages

Lecture1

Lecture1

53 pages

Chapter 5

Chapter 5

14 pages

Memory

Memory

27 pages

Counters

Counters

62 pages

Load more
Download ch10_io_comm
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view ch10_io_comm and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view ch10_io_comm 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?