DOC PREVIEW
SJSU CS 147 - Chapter 5

This preview shows page 1-2-3-4-5 out of 14 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 14 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 14 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 14 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 14 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 14 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 14 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Slide 1Slide 2Slide 3Slide 4Slide 5Slide 6Slide 7Slide 8Slide 9Slide 10Slide 11Slide 12Slide 13Slide 14Properties of memory cells:1.Exhibits two stable states (binary 1 and 0)2.Capable of being written into –to set the state3.Capable of being read to sense the stateDRAMSRAM•Dynamic•Memory cell is simpler•Requires data to be refreshed periodically in order to retain the data•Static•No need to be refreshed since transistors inside hold the data as long as the power supply is not cut off.1. SRAM is static while DRAM is dynamic2. SRAM is faster compared to DRAM3. SRAM consumes less power than DRAM4. SRAM uses more transistors per bit of memory compared to DRAM5. SRAM is more expensive than DRAM6. Cheaper DRAM is used in main memory while SRAM is commonly used in cache memoryError correction is the detection of errors and reconstruction of the original, error-free data.Error correction is the detection of errors and reconstruction of the original, error-free data.•No communication channel or storage device is completely error-free•As the number of bits per area or the transmission rate increases, more errors occur.•Impossible to detect or correct 100% of the errors•There are several Error Detection/Correction Methods1. One of the most effective codes for error-recovery1. Used in situations where random errors are likely to occur-Single parity bit can only detect error, not correct it-Error-correcting codes require more than a single parity bit-Hamming codes work well when we can reasonably expect errors to be rare events. (ex: hard drives)-Hamming codes are useless when multiple adjacent errors are likely to


View Full Document

SJSU CS 147 - Chapter 5

Documents in this Course
Cache

Cache

24 pages

Memory

Memory

54 pages

Memory

Memory

70 pages

Lecture 1

Lecture 1

53 pages

Cisc

Cisc

18 pages

Quiz 1

Quiz 1

4 pages

LECTURE 2

LECTURE 2

66 pages

RISC

RISC

40 pages

LECTURE 2

LECTURE 2

66 pages

Lecture 2

Lecture 2

67 pages

Lecture1

Lecture1

53 pages

Memory

Memory

27 pages

Counters

Counters

62 pages

Load more
Download Chapter 5
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Chapter 5 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Chapter 5 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?