DOC PREVIEW
SJSU CS 147 - Register Transfer Languages

This preview shows page 1-2-19-20 out of 20 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 20 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 20 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 20 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 20 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 20 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Register Transfer Languages (RTL)Basic DefinitionsData-paths and Control unitsRegister Transfer OperationsWhat is Register Transfer Language?Instruction RepresentationInstruction Representation (cont.)Register StructureCommon Micro-OpsMicro-Ops Transfer ParallelMicro-Ops Transfer SerialMicro-Ops Transfer BusMicro-Ops Transfer MemoryMicro-Ops Arithmetic & LogicApplications of Logic Micro-opsMicro-Ops ShiftUsing RTL to specify Digital SystemData-path DesignMore Complex Digital System & RTLThank youRegister Transfer Languages (RTL)CS 147Monday, June 18, 2001Cody NguyenBasic DefinitionsDigital system is a collection of digital hardware modulesModules are registers, counters, arithmetic elements, etc connected via:- data paths routes on which information is moved- control paths routes on which control signals are movedMicro operations (micro-ops) are operations on data stored in registersDigital modules (often just called “registers”) are defined by their information contents and the set of micro-ops they performRegister transfer language is a concise and precise means of describing those operationsData-paths and Control unitsData-path module comprises processing logic and collection of registers that perform data processingControl unit module is made up of logic that determines the sequence of data processing operations carried out in the data-pathRegister Transfer OperationsRegisters: denoted by upper case letters, and optionally followed by digits or lettersRegister transfer operations: the movement of data stored in registers and the processing performed on the dataWhat is Register Transfer Language?Register Transfer Language (RTL): used to describe CPU organization in high-level termsRTL expressions are made up of elements which describe the registers being manipulated, and the micro-ops being performed on themHere are the basic components of RTL expressions:Instruction RepresentationWord size is 16 bits12 bits to represent a memory address3-bit opcode1 bit to distinguish between direct and indirect memory addressingWhen the I (indirect) bit is 0, the value in AD is the actual address of the operand (direct addressing)When I is 1, contains the address of an indirect word, which in turn will contain the actual operand address (indirect addressing)Instruction Representation(cont.)Register StructureCommon Micro-OpsThere are 4 types of Micro-Ops:Transfer: transfers data from one register to anotherR0 <- R1 Arithmetic: performs arithmetic on data in registers R0 <- R1 + R2 Logic/bit manipulation: performs bit (Boolean) operations on data R0 <- R1 & R2 ; or R0 <- R1 | R2 Shift: shift data in registers by one or more bit positions R0 <- R1 << 3; or R0 <- R2 >> 2Micro-Ops TransferParallelParallel transfer is typically used for transfers between registersEx: Transfer all contents of A into B on one clock pulse A <- BControl function: we can do this by structuring the RTL expression to indicate the controlling conditionEx: P: A<- BMicro-Ops TransferSerialSerial transfer is used to specify that a collection of bits are to be moved, but that the transfer is to occur one bit at a timeEx: S: A <- B, B <-BMicro-Ops TransferBusA bus consists of a set of parallel data linesTo transfer data using a bus: connect the output of the source register to the bus; connect the input of the target register to the bus; when the clock pulse arrives, the transfer occursMicro-Ops TransferMemoryMemory transfers are similar to register transfers, but…Memory to register transfers are called read operations, while register to memory transfers are called write operationsRTL expressions for a read operation, assuming the use of an address registers: AR <- addressDR <- M[AR]RTL expressions for a write operation, assuming use of a data register: AR <- addressDR <- valueM[AR] <- DRMicro-Ops Arithmetic & LogicCPU typically provides addition, subtraction, increment, and decrement operations in its ALU (arithmetic-logic unit). Logic micro-ops are like arithmetic, but treat each bit of the register(s) separatelyApplications of Logic Micro-opsHow are logic operations useful?- can be used to change bit values- delete a group of bits- insert new bits into a registerMicro-Ops Shift Move the information in a register by one bit positionShifts come in three varieties:- Logical- Arithmetic- CircularUsing RTL to specify Digital SystemSpecification of Digital ComponentsD flip-flopSpecification and Implementation of simple system: complete design of the system to implement the RTL code using,Direct connectionBus and Tri-state buffersBus and MultiplexerData-path DesignExample Design and OperationTable: Micro-operation Control Signal Definitions Micro-operation RTL ExpressionX2X1X0Load A B 010Add A B + A 000Subtract A B - A 101IncrementA B + 1 110DecrementA B - 1 011More Complex Digital System & RTLThere are two complex Digital System and RTL:Module 6 CounterToll Booth ControllerThank youCopyright for CS 147Summer


View Full Document

SJSU CS 147 - Register Transfer Languages

Documents in this Course
Cache

Cache

24 pages

Memory

Memory

54 pages

Memory

Memory

70 pages

Lecture 1

Lecture 1

53 pages

Cisc

Cisc

18 pages

Quiz 1

Quiz 1

4 pages

LECTURE 2

LECTURE 2

66 pages

RISC

RISC

40 pages

LECTURE 2

LECTURE 2

66 pages

Lecture 2

Lecture 2

67 pages

Lecture1

Lecture1

53 pages

Chapter 5

Chapter 5

14 pages

Memory

Memory

27 pages

Counters

Counters

62 pages

Load more
Download Register Transfer Languages
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Register Transfer Languages and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Register Transfer Languages 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?