DOC PREVIEW
GT ECE 2030 - ECE 2030 HW-8

This preview shows page 1 out of 2 pages.

Save
View full document
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Name GT ECE2030b HW 7 Due Wednesday Dec 5 2002 Memory Assembly Memory A Complete the table below A 2M x 16 memory has 2M words of 16 bits Memory Total Bits of addresses of address lines of data lines 1M x 8 1K by 4 64K x 16 4M x 32 B Show how to connect these 1M x 16 chips to make a 1M by 32 memory 20 Addr 16 Data CS R W C 20 Addr 16 Data CS R W p 1 of 3 Name C Show how to connect these 1M x 16 chips to make a 2M by 16 memory The data outputs are three state bus drivers 20 Addr 16 Data CS R W 20 Addr 16 Data CS R W Assembly D Write in R4000 assembly language the commands to do the following Compare two variables X and Y If X Y then do a non relative jump to the instruction whose address is in register 5 Use the SLT instruction X is in memory address 0x00002800 Y is in memory address 0x00003900 E What is the offset address in 19 bit hex for the BEQ instruction below to branch back to label loop loop add beq 2 3 2 2 6 p 2


View Full Document

GT ECE 2030 - ECE 2030 HW-8

Documents in this Course
Load more
Download ECE 2030 HW-8
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view ECE 2030 HW-8 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view ECE 2030 HW-8 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?