DOC PREVIEW
Berkeley ELENG 140 - EE140 project 2 submission guidelines

This preview shows page 1 out of 2 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

EE140 project 2 submission guidelines1 Project report guidelinesSubmit only one project per group. The project report is due Monday,December 9, at noon, at the BWRC. Your project report should include thefollowing sections:• Discussion of your topology choice: explain why you chose a certaintopology and compare your topology with possible alternatives.• Discussion of your sizing and power minimization strategy: explainhow you chose all the W’s, L’s, VDsat’s and currents; show your calcu-lations.• A schematic (drawn by hand) of your circuit, annotated with all thenode voltages.Provide a table with W, L, VDsatand IDSfor every transistor. For VDsatand IDS, include both the calculated and the simulated values. Youonly need to add one entry for every pair of symmetric transistors,such as the transistors in a differential pair.Provide a table with every resistor and capacitor in your circuit. Youdo not have to include the feedback capacitors, only the capacitorsyou added yourself.• A table with the results from the testbenches and the power consump-tion. Explain differences with your hand calculations.• A plot of the time domain response for a positive input step and anegative input step (testbench 1).• Comments and conclusion.DO NOT INCLUDE SPICE LISTINGS IN THE PROJECT REPORT.2 Circuit submission guidelinesSend an email to [email protected] with your name(s) inthe subject (i.e. not in the body of the email) and your circuit in the body of1the email. Do not add any comments to the body of the email. Make sureto send the email in plain text,notinhtml.The body of the email should be the same as the file used to run thetestbenches:.param VIC = < your midpoint of the common mode input range >.subckt ota inp inn out vdd vss< your circuit >.endsThe subcircuit should be named ’ota’ and the order of the input nodesshould be: positive input node, negative input node, output node, positivesupply, negative supply. You can change the names of the nodes.Do not add include statements, model statements, simulation state-ments, supply sources, . . . . You will loose points if I have to fix up yourSPICE deck to make it


View Full Document

Berkeley ELENG 140 - EE140 project 2 submission guidelines

Documents in this Course
Load more
Download EE140 project 2 submission guidelines
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view EE140 project 2 submission guidelines and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view EE140 project 2 submission guidelines 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?