CS 140L Lecture 6Lab 3 Finite State MachineXilinx Process3. Transformation from Mealy to Moore MachineCS 140L Lecture 6Professor CK Cheng11/05/021. Design Flow2. Xilinx Process3. Transformation from Mealy to Moore machine4. State AssignmentDesign ProcessState DiagramLogic SynthesisPlacement & RoutingFPGA(Graphic I/O)Verilog, VHDL, ABELMealyMooreLab 3 Finite State MachineXilinx Process 1. Project Manager.2. New project: Family Spartan, Device S05PC84, Speed 4.3. State Diagram (ABEL).4. Create Macro Component State Diagram5. Schematic Diagram: Call the component (Either on top or bottom of list).6. Synthesis.CLBZCLKrstx7. Timing Diagram.8. Check Layout # CLBs (blocks)3. Transformation from Mealy to Moore MachineMoore Machine: y(t) = f(x(t), s(t))Mealy Machine: y(t) = f(s(t))s(t+1) = g(x(t), s(t))C1 C2CLKx(t)y(t)Mealy MachineC1 C2CLKx(t)y(t)Moore
View Full Document
Unlocking...