DOC PREVIEW
UCSD CSE 140L - Quartus II Introduction for Verilog Users

This preview shows page 1-2-3-24-25-26 out of 26 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 26 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Quartus II Introduction for Verilog UsersThis tutorial presents an introduction to the QuartusRII software. It gives a general overview of a typical CADflow for designing circuits that are implemented by using FPGA devices, and shows how this flow is realized inthe Quartus II software. The design process is illustrated by giving step-by-step instructions for using the QuartusII software to implement a simple circuit in an AlteraRFPGA device.The Quartus II system includes full support for all of the popular methods of entering a description of thedesired circuit into a CAD system. This tutorial makes use of the Verilog design entry method, in which theuser specifies the desired circuit in the Verilog hardware description language. Another version of this tutorial isavailable that uses VHDL hardware description language.The screen captures in the tutorial were obtained using the Quartus II version 5.1; if other versions of thesoftware are used, some of the images may be slightly different.Contents:Typical CAD flowGetting StartedStarting a New ProjectDesign Entry Using Verilog CodeCompiling the Verilog CodeUsing the RTL ViewerSpecifying Timing ContraintsQuartus II WindowsComputer Aided Design (CAD) software makes it easy to implement a desired logic circuit by using a program-mable logic device, such as a field-programmable gate array (FPGA) chip. A typical FPGA CAD flow is illustratedin Figure 1.Design correct?Functional SimulationNoYesSynthesisTiming requirements met?FittingTiming Analysis and SimulationProgramming and ConfigurationYesNoDesign EntryFigure 1: Typical CAD flow.It involves the following basic steps:• Design Entry – the desired circuit is specified either by using a hardware description language, such asVerilog or VHDL, or by means of a schematic diagram• Synthesis – the CAD Synthesis tool synthesizes the circuit into a netlist that gives the logic elements (LEs)needed to realize the circuit and the connections between the LEs• Functional Simulation – the synthesized circuit is tested to verify its functional correctness; the simulationdoes not take into account any timing issues• Fitting – the CAD Fitter tool determines the placement of the LEs defined in the netlist into the LEs inan actual FPGA chip; it also chooses routing wires in the chip to make the required connections betweenspecific LEs• Timing Analysis – propagation delays along the various paths in the fitted circuit are analyzed to providean indication of the expected performance of the circuitALTERARCORPORATIONSEPTEMBER 20052QUARTUSRII INTRODUCTION FOR VERILOG USERS1 GETTING STARTED• Timing Simulation – the fitted circuit is tested to verify both its functional correctness and timing• Programming and Configuration – the designed circuit is implemented in a physical FPGA chip by pro-gramming the configuration switches that configure the LEs and establish the required wiring connectionsThis tutorial introduces the basic features of the Quartus II software. It shows how the software can be used todesign and implement a circuit specified using the Verilog hardware description language. It makes use of thegraphical user interface to invoke the Quartus II commands. Doing this tutorial, the reader will learn about:• Creating a project• Synthesizing a circuit from Verilog code using the Quartus II Integrated Synthesis tool• Fitting a synthesized circuit into an Altera FPGA• Examining the report on the results of fitting and timing analysis• Examining the synthesized circuit in the form of a schematic diagram generated by the RTL Viewer tool• Making simple timing assignments in the Quartus II software1 Getting StartedEach logic circuit, or subcircuit, being designed with the Quartus II software is called a project. The softwareworks on one project at a time and keeps all information for that project in a single directory (folder) in the filesystem. To begin a new logic circuit design, the first step is to create a directory to hold its files. As part of theinstallation of the Quartus II software, a few sample projects are placed into a directory called qdesigns<versionnumber>\vhdlverilog tutorial. To hold the design files for this tutorial, we will use a directory quartus tutorial.The running example for this tutorial is a simple adder/subtractor circuit, which is defined in the Verilog hardwaredescription language.Start the Quartus II software. You should see a display similar to the one in Figure 2. This display consists ofseveral windows that provide access to all the features of the Quartus II software, which the user selects with thecomputer mouse. Most of the commands provided by the Quartus II software can be accessed by using a set ofmenus that are located below the title bar. For example, in Figure 2 clicking the left mouse button on the menunamed File opens the menu shown in Figure 3. Clicking the left mouse button on the entry Exit exits from theQuartus II software. In general, whenever the mouse is used to select something, the left button is used. Hencewe will not normally specify which button to press. In the few cases when it is necessary to use the right mousebutton, it will be specified explicitly.For some commands it is necessary to access two or more menus in sequence. We use the convention Menu1> Menu2 > Item to indicate that to select the desired command the user should first click the left mouse buttonon Menu1, then within this menu click on Menu2, and then within Menu2 click on Item. For example, File >Exit uses the mouse to exit from the system. Many commands can be invoked by clicking on an icon displayed inone of the toolbars. To see the list of available toolbars, select Tools > Customize > Toolbars. Once a toolbaris opened, it can be moved using the mouse, and icons can be dragged from one toolbar to another. To see thecommand associated with an icon, position the mouse over the icon and a tooltip will appear that displays thecommand name.It is possible to modify the appearance of the display in Figure 2 in many ways. Section 7 shows how to move,resize, close, and open windows within the main Quartus II display.ALTERARCORPORATIONSEPTEMBER 20053QUARTUSRII INTRODUCTION FOR VERILOG USERS1 GETTING STARTEDFigure 2: The main Quartus II display.Figure 3: An example of the File menu.ALTERARCORPORATIONSEPTEMBER 20054QUARTUSRII INTRODUCTION FOR VERILOG USERS1.1 Quartus II Online Help 2 STARTING A NEW PROJECT1.1 Quartus II Online


View Full Document

UCSD CSE 140L - Quartus II Introduction for Verilog Users

Download Quartus II Introduction for Verilog Users
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Quartus II Introduction for Verilog Users and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Quartus II Introduction for Verilog Users 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?