DOC PREVIEW
SJSU EE 122 - Syllabus

This preview shows page 1 out of 4 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 4 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 4 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

page 1Electrical Engineering Electronic Design I San Jose State University Coordinators:(Course): S. Hamedi-Hagh, (Lab): M. J. ZoroofchiCourse Description:This course teaches the operation, modeling and analysis of basic electronic blocks and componentssuch as operational amplifiers (opamps), diodes, metal oxide semiconductor (MOS) transistors andbipolar junction transistors (BJTs). The design and characteristics of analog amplifiers and digitalinverters are also studied. The laboratory experiments associated with this course involve circuitsimulations using Spice and measurement.Prerequisite:EE110 and related background in circuit analysis, transient and frequency responsesTextbook(s) and Other Required Material:The main textbook of the course is “Introductory Electronics”, authored by Prof. Hamedi-Hagh.Students must obtain the preliminary edition of the book during the office hours. As extra readings, thecourse approximately covers the first five chapters ofMicroelectronic Circuits, Fifth Edition, Sedra and Smith, Oxford University Press, 2004Grading:Two midterm exams 50% (25% each)One final exam 30%Lab grade 20%Exams:Dates of exams are shown on the course syllabus. All exams are closed book and students are notpermitted to bring any aid sheet. There will be two midterms and one final exam. Each midterm will be3 questions and 70 minutes long. No student will be admitted to the class 10 minutes after the start ofthe exam. The final exam will be 5 questions and 130 minutes long. There will be no make-up examand those absent will receive no credit. Students who answer any part of any question in any exam inpencil will not be able to request a remark after the test is returned. Students must write their answersclearly in an organized fashion. Further instructions will be provided during exams. Marks may beadjusted in this course based on the class and individual performance.Problem Sets:Students are expected to keep up with the problem sets listed in the course syllabus to get a goodgrasp of the materials covered in the lecture. Assigned problem sets will not be marked but theirsolutions will be provided a week later. Solving additional problem sets and deep understanding of thelectures are highly recommended for exam preparation.Problem sets and their solutions are posted in http://www.engr.sjsu.edu/hamedi/EE122/Course Title and Number Electronic Design I, EE122Class Location and Schedule Students registered for 41014 Fall’06: ENGR329, MW 10:30-11:45Instructor Prof. S. Hamedi-HaghContact Information ENGR381, (408) 924-4041, [email protected] Hours M 12:00-15:00, W 13:30-14:30 or by appointmentpage 2Electrical Engineering Electronic Design I San Jose State University M: Monday, T: Tuesday, W: Wednesday, R: Thursday, F: Friday Tentative Course Syllabus and Schedule21169 Topics Readings Problem SetsAug. 23 W Introduction to Course 1.4, 5, 6 1.40, 41, 43, 67, 68, 71Aug. 28 M Inverting and Noninverting Opamps 2.1, 2, 3, 42.2, 8, 12, 16, 23, 30, 36, 49, 53, 62, 72, 73 Aug. 30 W Opamps Frequency Response2.5, 82.79, 80, 81, 83, 86, 91, 112, 114, 118, 119, 121Sep. 06 WSep. 11 M Opamps DC Imperfections 2.6, 7 2.94, 97, 103, 104, 110Sep. 13 W Opamp Applications and Filters 12.4Sep. 18 M Comparators 13.4, 5, 6Sep. 20 W Diodes Device Physics 3.7Sep. 25 M Diodes Modeling 3.2, 3, 43.2, 3, 4, 10, 20, 23, 26, 38, 39, 46, 49, 54, 56Sep. 27 W Diodes Applications 3.1, 5, 6, 13.964, 65, 66, 67, 93, 94, 95, 99, 100, 104Oct. 02 M EXAM I Opamps and DiodesOct. 04 W EXAM I SolutionsOct. 09 M MOS Transistors Device Physics 4.1 4.3, 4, 5, 6, 7 Oct. 11 W MOS Transistors Modeling 4.2, 4, 6, 8, 94.11, 12, 15, 16, 25, 26, 27, 49, 51, 54, 68, 69, 72, 73, 75, 78Oct. 16 M MOS Transistors Biasing 4.3, 54.34, 35, 36, 43, 44, 48, 56, 58, 59, 63, 64Oct. 18 W Common Source MOS Amplifiers4. 7 4.79, 80, 82, 83, 81, 84, 85, 88Oct. 23 M Common Gate MOS AmplifiersOct. 25 W Common Drain MOS AmplifiersOct. 30 M MOS Inverters 4.10Nov. 01 W MOS Transistors ReviewNov. 06 M EXAM II MOS TransistorsNov. 08 W EXAM II SolutionsNov. 13 M BJT Transistors Device Physics 5.1 5.1, 7, 8, 12, 17, 18Nov. 115 W BJT Transistors Modeling 5.2, 3, 6, 8, 95.20, 21, 24, 26, 40, 54, 57, 63, 65, 67, 103, 104, 105, 106, 108, 110, 111, 112, 114, 115, 121, 122Nov. 20 M BJT Transistors Biasing 5.4, 55.69, 77, 79, 82, 84(a), 89, 97, 98, 100, 101Nov. 22 W Common Emitter BJT Amplifiers5.75.128, 130, 132, 134, 136, 137, 139, 141, 143, 144Nov. 27 M Common Collector BJT AmplifiersNov. 29 W Common Base BJT AmplifiersDec. 04 MCourse ReviewDec. 06 WDec. 11 M FINAL EXAM (9:45 – 12:00)Opamps, Diodes, MOS and BJTspage 3Electrical Engineering Electronic Design I San Jose State University Learning Objectives:1. Determine the circuit characteristics for a non-ideal operational amplifier.2. Determine the characteristics of common mode and differential mode inputs.3. Design operational amplifier circuits to meet specific amplification, bandwidth, and CMRR specifications.4. Calculate the terminal characteristics of a PN Junction with voltage, current and temperature parameters.5. Analyze and design half-wave and full-wave rectification circuits.6. Analyze and design limiting and clamping diode circuits.7. Analyze and design zener diode voltage regulating circuits.8. Determine the circuit model parameters of a MOSFET using process parameters.9. Analyze and design MOSFET circuit characteristics for specific DC parameters.10.Analyze and design single stage MOSFET amplifiers.11.Calculate the circuit parameters of a MOSFET inverter.12.Design CMOS logic gates.13.Determine the circuit model parameters of a BJT using process and data sheet parameters.14.Analyze and design BJT circuit characteristics for specific DC parameters.15.Design single stage BJT amplifiers and analyze input impedance, output impedance and gain characteristics.16.Design, build and test circuits, as a team, with opamps, diodes, MOS and BJT transistors.17.Keep an individual lab notebook.18.Write laboratory reports on the individual laboratory projects. Relationship to Program Objectives and ABET Program CriteriaProgram ObjectivesCourse Learning ObjectivesLevel of Support(a) an ability to apply knowledge of mathematics, science, and engineering 1 – 16 Advanced(b) an ability to design and conduct experiments and analyze and interpret data 1 – 16 Advanced(c) an ability to design a system, component, or process to meet desired needs3, 5, 6, 7, 9, 10, 14, 15, 16Advanced(d) an


View Full Document

SJSU EE 122 - Syllabus

Download Syllabus
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Syllabus and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Syllabus 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?