DOC PREVIEW
PSU EE 200 - PS5_P17

This preview shows page 1 out of 3 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 3 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 3 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

{COMPONENT C:\ATMELPROJECTS\PS5_P17\PS5_P17.SYM {ENVIRONMENT {PDIFvrev 3.00} {Program "CUPL(WM) Version 5.0a"} {DBtype "Schematic"} {DBvrev 1.01} {DBtime "Mon Feb 17 15:34:01 2014 "} {DBunit "MIL"} {DBgrid 10} {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 "CMPNAM" 5 "BORDER" 5} } {USER {VIEW {Mode SYMB} {Nlst OPEN} {Vw 0 0 2} {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0} {Gs 10 10} } } {DISPLAY [Ly "PINNUM"] [Ls "SOLID"][Wd 0] [Ts 15][Tj "LC"][Tr 0][Tm "N"] } {SYMBOL {PIN_DEF [Ly "PINCON"] {P CLK {Pt "INPUT"}{Lq 0}{Ploc 100 100}} {P SL_NOT {Pt "INPUT"}{Lq 0}{Ploc 100 60}} {P SR_NOT {Pt "INPUT"}{Lq 0}{Ploc 100 40}} {P SB_NOT {Pt "INPUT"}{Lq 0}{Ploc 100 20}} {P MR {Pt "I/O"}{Lq 0}{Ploc 280 20}} {P ML {Pt "I/O"}{Lq 0}{Ploc 280 40}} {P QC {Pt "OUTPUT"}{Lq 0}{Ploc 280 60}} {P QB {Pt "OUTPUT"}{Lq 0}{Ploc 280 80}} {P QA {Pt "OUTPUT"}{Lq 0}{Ploc 280 100}} } {PKG [Ly "REFDES"] [Ts 25][Tj "CB"][Tr 0][Tm "N"] {Rdl 190 130} [Ly "PINNUM"] [Ts 15][Tj "RC"] {Pnl 120 110} [Ts 15][Tj "RC"] {Pnl 120 70} {Pnl 120 50} {Pnl 120 30} [Ts 15][Tj "LC"] {Pnl 260 30} {Pnl 260 50} {Pnl 260 70} {Pnl 260 90} {Pnl 260 110}{Sd A 1 2 3 4 22 23 19 20 21} } {PIC [Ly "GATE"] [Ts 15][Tj "LC"][Tr 0][Tm "N"] {R 130 120 250 0} {L 130 100 100 100} {L 130 110 140 100 130 90} {L 130 60 100 60} {L 130 40 100 40} {L 130 20 100 20} {L 250 20 280 20} {L 250 40 280 40} {L 250 60 280 60} {L 250 80 280 80} {L 250 100 280 100} [Ly "PINNAM"] [Tj "LC"] {T "CLK" 140 100} {T "SL_NOT" 140 60} {T "SR_NOT" 140 40} {T "SB_NOT" 140 20} [Tj "RC"] {T "MR" 240 20} {T "ML" 240 40} {T "QC" 240 60} {T "QB" 240 80} {T "QA" 240 100} [Ly "DEVICE"] [Tj "CT"] {T "V750C" 190 -10} } {ATR {IN {Org 100 20} {Ty 255} } {EX [Ly "ATTR2"] [Ts 12][Tj "CT"][Tr 0][Tm "N"] {At PLD C:\ATMELPROJECTS\PS5_P17\PS5_P17 190 120} } } } {DETAIL {ANNOTATE } {NET_DEF {N CLK } {N SL_NOT } {N SR_NOT } {N SB_NOT } {N MR } {N ML} {N QC } {N QB } {N QA } } {SUBCOMP }


View Full Document

PSU EE 200 - PS5_P17

Download PS5_P17
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view PS5_P17 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view PS5_P17 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?