DOC PREVIEW
PSU EE 200 - ps4

This preview shows page 1-2 out of 7 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 7 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 7 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 7 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

EE 200 Problem Set 4 Cover Sheet Spring 2014Last Name (Print):First Name (Print):ID number (Last 4 digits):Section:Submission deadlines:• Demonstrate completion of problems 13 and 14 during evening laboratory sessions on either Monday February10, or Tuesday February 11, from 6:30 pm to 8:30 pm in 302 EE West. Yo u must sign up for a ten m inuteslot on either Monday or Tuesday using SignUpGenius. You will receive an email message v ia your Penn Stateemail address when the sign up sheet is available online at SignUpGenius. Slots are filled on a first-come,first-served basis.• Turn in the written solutio ns for problems 15 through 16 by 4:00 pm Tuesday February 11 in the homeworkslot outside 121 EE East.• Upload the Multisim file for problem 15 no la ter than midnight Wednesday February 12.Problem Weight Score13 2514 2515 2516 25Total 100Problem 13: (25 points)Verify the operation of the finite state machine for robot navigation realized in Problem Set 3 Problem 10 usingMultisim. Implement the circuit using a 4012BD 5V dual four-input NAND gate, a CD4023BD 5V triple three-inputNAND gate gate, and a 40175BD 5V quad D-type flip-flop. Allow the user to interactively g enerate the input signal sSLand SRwith generic single-pole single-throw (SPST) switches. Include a third input SB, also set by an interactiveSPST switch, that asynchronously resets the system to state S1. Pull the signals SL, SR, and SBeither low or highusing a 27kΩ resistors. Activate the swi tches for the signals SL, SR, and SBusing the keys L, R, and B, respectively.Indicate the o utput signals ML, and MRusing red and green LEDs, respectively. Use a 330Ω resistor in series witheach LED to limit current. Generate a clock signal using the specifications provided on page 12 of the Laboratory 4handout. During your grading window, a grader will verify that that your Multisim model correctly simulates theoperation of the finite state machine.Problem 14: (25 points)Each EE 200 student must realize the finite state machine considered in problems 10 and 13, and demonstratetheir circuit to the the labo ratory instructor during their grading session on either Monday or Tuesday evening. Toinsure this requirement, after you demonstrate your circuit to the instructor, your circuit will be heldin a secure location and returned to you during your first laboratory section after Tuesday evening.Implement the circuit using the components in Table 1 that are available in the EE 200 component kit. Componentspecifications sheets are provided along with this problem set.Manufacturer Part Number Description QuantityCD401 2BE Dual 4-input NAND gate 1CD402 3BE Triple 3-input NAND gate 1CD401 75BE Quad D-Type flip-flop 1CD454 1BE Programmable Timer 1SSL-LX25731D Red LED 1SSL-LX2573GD Green LED 1SSL-LX2573YD Yellow LED 1MULTICOMP MCF 330Ω 0.25 W carbon film resistor 3MULTICOMP MCF 27kΩ 0 .25 W carbon film resistor 1MULTICOMP MCF 56kΩ 0 .25 W carbon film resistor 1KEMET C315C103 K5R5TA 0.01µF ceramic capacitor 1Table 1: FSM Components.Adhere to the following guidelines.1. Generate a clock signal of approximately 0.2 Hz using the CD4541BE programma ble timer using the designfrom problem 11, part 2. Set the values of RT C, CT C, and RSto 27kΩ, 0.01µF , and 56kΩ, respectively. Usethe yellow LED to display the state of the clock signal.2. Use the two tactile switches to generate the inputs SLand SR. Pressing a button should send the correspondinginput to the logic-high state. Use a 27kΩ pull down resistor between the CMOS input and VSSto make surethat the gate input sees a logic-low state when the button is not pressed.3. As the clear input fo r the CD40175BE quad D-Type flip-flop is active low, pressing the tactil e switch represent-ing SBmust drive the clear input low on the CD40175BE. For this reason, tie the clear i nput to VDDthrougha 27kΩ pull up resistor, and wire the tactile switch representing SBbetween the clear input and VSS.4. Clearly label the tactile switches that represent the control signals SL, SR, and SB, and the LEDs that representthe motor control signals ML, and MR.5. Use red and green LEDs to indicate the motor output signals ML, and MR, w here a lit LED indicates alogic-high signal.6. For each LED, limit current using a 330Ω series resistor.7. Measure the maximum current drawn by your circuit using the myDAQ as this information is need for a futureproblem assignment.8. In order to verify the operation of your circuit with the EE 200 mouse, leave room on your protoboard for the16-pi n DIP in Figure 2. Note that the EE 200 mouse returns the signal SBfor the common clear input on theCD401 75BE quad D-Type flip-flop.Each student has approximately five minutes to demonstrate their circuit, and points are awarded as follows:1. (5 points) Each tactile switch and LED must be labeled with the corresponding signal, SL, SR, SB, ML, andMR. Use a post-it note or, alternatively, tape a piece of paper to the wiring connecting the switch or LEDwith the appropriate signal label.2. (5 points) Demonstrate that the programmable timer produces the desired clock signal using the yellow LED.3. (5 points) Demonstrate that pressing the asynchronous reset button immediately returns the system to stateS1, regardless of the clock signal state.4. (10 points) Demonstrate that system responds correctly to the inputs SL, and SR.Pin Function Symbol1 left sensor signal input SL2 right sensor signal input SR3 back sensor signal input SB4,5,6 ground DGND7 left mo tor output ML8 right motor o utput MRFigure 1: Umbilical cord connector.Problem 15: (25 points)1. (10 points) Figure 2 shows a circuit model for approximating the behavior of an operational amplifier, whereRin= 2MΩ, A= 2000, R= 2000Ω, C= 75pF, and Rout=1Ω.Figure 2: Basic operational amplifier model.(a) (4 points) Using the node designations shown within the parentheses, complete the SPICE subcircuitrepresentation of the operational amplifier in Figure 3..SUBCKT OPAMP 1 2 6.ENDS OPAMPFigure 3: SPICE subcircuit representation of the basic operational amplifier model.(b) (6 points) The frequency response function from the operational amplifier input voltage vdto outputvoltage vohas the formH(ω) =˜Vo˜Vd= K1ω/ωc+ 1. (1)i. (3 points) Provide an expression f or the DC gain K in terms of the parameters app earing in Figure2, as well as numerically. Express your answer in units of V/V, as well as dB.ii. (3 points) Provide an expression for the corner frequency ωcin


View Full Document

PSU EE 200 - ps4

Download ps4
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view ps4 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view ps4 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?