DOC PREVIEW
PSU EE 200 - Lab_11_EE200_f13

This preview shows page 1-2-3-4-5-6-39-40-41-42-43-79-80-81-82-83-84 out of 84 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 84 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

ColorGrayscaleEE 200 Fall 2013Lab 11.EE 200Design ToolsLaboratory 11Professor Jeffrey SchianoDepartment of Electrical Engineering1EE 200 Fall 2013Lab 11.Laboratory 11 Topics• Hardware realization using printed circuit boards – Multisim Electrical Rules Check (ERC)– Ultiboard quick tour– Preparing a Multisim file for transfer to Ultiboard– Transferring a design from Multisim to Ultiboard– Board outline and setup– Parts and placement– Routing methods– Design Rules Check (DRC)– Connectivity Check– 3D preview2EE 200 Fall 2013Lab 11.Parity Detector: Lab 10 Products3Schematic captureRat’s nestEE 200 Fall 2013Lab 11.Exercise 1• Start Ultiboard and open Lab10_parity_detector.ewprj• Follow the instructor as they generate a layout for the parity detector by working through slides 5 through 254EE 200 Fall 2013Lab 11.Part Addition and Placement• If you need to add parts, select Place >> From Database• Manual Placement– Drag and place parts from the Workspace area– Drag and place parts from the Spreadsheet View5EE 200 Fall 2013Lab 11.Part Placement• A part is considered placed when it is inside the board outline• Placed parts have a bright green circle icon in Spreadsheet View6EE 200 Fall 2013Lab 11.Locked Parts• To lock– Edit >>Lock– Select part in Spreadsheet View and click on• Locked parts have an orange boundary around them• Locked parts already placed will not be moved7EE 200 Fall 2013Lab 11.Part Placement – Manual Method• Set selection filter to Enable Selecting Parts• Click and drag part from Workspace to new location• Click and drag part from Spreadsheet View to new location• Use * to set accurate position8EE 200 Fall 2013Lab 11.Footprints• Footprints (or landpatterns) are the shapes that graphically represent each part in the layout• Datasheets will commonly contain footprint information• You can also create custom pad shapes• Footprints are organized in the Master, Corporate and User databases• Large collection of THT and SMT footprints are available, as well as board outlines and other footprints9EE 200 Fall 2013Lab 11.Accessing Footprint Properties• Select part, then Edit >> Properties, or …• Double-click the part, Right-click and select Properties• Edit attributes, position, 3D data and part spacing parameters 10EE 200 Fall 2013Lab 11.In-Place Part Edit• Modify the shape of footprints in the Footprint Editor mode• Modify footprints already placed in the layout• Select the part then either– Right click and select In-Place Part Edit or,– Select Edit >> In-Place Part Edit• Use layers, drawing tools and selection filter to edit the footprint objects• Apply changes immediately on the layout, or save the modified part to database11EE 200 Fall 2013Lab 11.Database Manager• Tool >> Database >> Database Manager• Organize, edit, delete and create footprints12EE 200 Fall 2013Lab 11.Exercise 1: Place Parts13EE 200 Fall 2013Lab 11.Powerplanes and Copper Areas• Powerplanes and Copper Areas– Complete layer filled with copper– Typically used for ground and power– Assign to any net• Place >> Copper Area– Special shapes filled with copper– Typically used for• Power and ground signals• Heat dissipation• Noise Reduction14EE 200 Fall 2013Lab 11.Thermal Relief• A thermal relief is added to every pin connection assigned to the same net of the copper area or powerplane it is crossing• You can change the shape of the thermal relief in the properties of:–Pin– Copper area – Powerplane– PCB Properties– Spreadsheet View• Available shapes: – X, +, ―, |15EE 200 Fall 2013Lab 11.Copper Area Splitter• Design >> Copper Area Splitter• Split any powerplane, copper area or polygon shape• Draw a line or shape of the split section16EE 200 Fall 2013Lab 11.Exercise 1: Place Ground Plane17• Place >> Copper AreaEE 200 Fall 2013Lab 11.Exercise 1: Place Ground Plane18EE 200 Fall 2013Lab 11.Routing Copper Traces• Three Methods– Manual Routing– Follow-me Router– Autorouter• Tracing features– Start on rat’s nest– Snap to pad– Rubber banding19EE 200 Fall 2013Lab 11.Routing Copper Traces• Select active layer in the Design Toolbox– Except in Autorouter• Configure Routing Layers where Nets are allowed to be routed– Spreadsheet View >> Nets tab, Routing Layers column20EE 200 Fall 2013Lab 11.• While routing a trace, change the width from the Trace Width list in the toolbar. This changes the thickness of the trace• Right-click menu:– Narrow– Widen– Use for tight spacesChange Trace Width while Tracing21EE 200 Fall 2013Lab 11.Manual Routing• This option provides complete control of the trace position• Click the start pad• Move mouse to create trace• Click to set a vertex (turn)• Click the end pad• End pad has a crosshair mark to identify it22EE 200 Fall 2013Lab 11.Follow-me Router • Click the rat’s nest connecting the two pins you want to trace• Ultiboard provides the suggested route for you• Completed trace follows the mouse pointer• Move mouse to change suggested route• Click to set a vertex (turn)• Click the end pad to finish23EE 200 Fall 2013Lab 11.Place Via• Place >> Via• Right click via to set properties24EE 200 Fall 2013Lab 11.Exercise 1: Place Vias to VSS25• Place vias to ground plane• Connect the vias to the ground planeEE 200 Fall 2013Lab 11.Exercise 1: Place Four Vias to VSS26EE 200 Fall 2013Lab 11.Pin and Gate Swap• Allows for more efficient routing and better use of gates or pins• Design >> Swap Pins • Design >> Swap Gates• Design >> pin/gate swap27EE 200 Fall 2013Lab 11.Exercise 1 Auto pin/gate swap28Before: note rat’s nest overlapsAfterEE 200 Fall 2013Lab 11.Exercise 1 Manual pin swap29• Swap pins 8 and 9 on U1• Route trace for input bit streamEE 200 Fall 2013Lab 11.Exercise 1 Complete U1 traces30EE 200 Fall 2013Lab 11.Exercise 1 Complete U2 traces31EE 200 Fall 2013Lab 11.Autorouter• Advanced routing algorithms• Configure routing layers• Lock nets already placed• Autorout >> Start/Resume Autorouter• Review Results tab in the Spreadsheet View32EE 200 Fall 2013Lab 11.Moving and Deleting Traces• You can move and delete traces– Select trace and press <Delete>– Select trace, drag and move with the mouse pointer• Delete copper using Edit >> Copper Delete >>…33EE 200 Fall 2013Lab 11.Corner Mitering• Reduce or remove sharp angles• Creates 135° angles• Define


View Full Document

PSU EE 200 - Lab_11_EE200_f13

Download Lab_11_EE200_f13
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Lab_11_EE200_f13 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Lab_11_EE200_f13 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?