DOC PREVIEW
Berkeley COMPSCI 150 - CS150 Final Report

This preview shows page 1-2-22-23 out of 23 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 23 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 23 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 23 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 23 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 23 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

University of California, BerkeleyCS150 Final ReportVideo Conferencing SystemBy Team Dumassmans4/25/20072Table of ContentsThe Big Picture...............................................................................................................................4Motivation.......................................................................................................................................4Abstract..........................................................................................................................................4Layout ............................................................................................................................................4Checkpoint 0 - SDRAM Controller.............................................................................................. 5Objective ........................................................................................................................................5Design Methodology ........................................................................................................................532-bits using 16-bit RAM...............................................................................................................5SDRAM Timing.............................................................................................................................5SDRAM Properties ........................................................................................................................5State Machine Design...................................................................................................................5Design Tradeoffs .............................................................................................................................5Checkpoint 1 – Video Encoder..................................................................................................6Objective ........................................................................................................................................6Design Methodology ........................................................................................................................6Row and Column Counters............................................................................................................6InRequest Signals ........................................................................................................................6EAV and SAV signals.....................................................................................................................6Output Selection ..........................................................................................................................6State Machine Design...................................................................................................................6Design Tradeoffs .............................................................................................................................6Diagrams ........................................................................................................................................7Block Diagram..............................................................................................................................7Checkpoint 2 – Local Video: ...................................................................................................... 8Objective ........................................................................................................................................8Design Methodology ........................................................................................................................8SDRAM Arbiter.............................................................................................................................8Video Decoder RAM Processor.......................................................................................................8Video Encoder RAM Processor.......................................................................................................8Text Overlay................................................................................................................................8State Machine Design...................................................................................................................9Design Tradeoffs .............................................................................................................................9Diagrams ........................................................................................................................................9Arbiter.........................................................................................................................................93Checkpoint 3 – Wireless Transceiver........................................................................................10Objective ......................................................................................................................................10Design Methodology ......................................................................................................................10General Design Patterns .............................................................................................................10The Serial Parallel Interface (SPI Module)....................................................................................10Handshaking..............................................................................................................................10State Machine Design.................................................................................................................10Design Tradeoffs ...........................................................................................................................10Diagrams ......................................................................................................................................11Overall Transceiver.....................................................................................................................11Receiver


View Full Document

Berkeley COMPSCI 150 - CS150 Final Report

Documents in this Course
Lab 2

Lab 2

9 pages

Debugging

Debugging

28 pages

Lab 1

Lab 1

15 pages

Memory

Memory

13 pages

Lecture 7

Lecture 7

11 pages

SPDIF

SPDIF

18 pages

Memory

Memory

27 pages

Exam III

Exam III

15 pages

Quiz

Quiz

6 pages

Problem

Problem

3 pages

Memory

Memory

26 pages

Lab 1

Lab 1

9 pages

Memory

Memory

5 pages

Load more
Download CS150 Final Report
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view CS150 Final Report and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view CS150 Final Report 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?