cs599 9/7/991University of Southern CaliforniaCenter for Software EngineeringC S EUSCCS599 Software Process ModelingWeek 8Ray MadachyOctober 19, 1999cs599 9/7/992University of Southern CaliforniaCenter for Software EngineeringC S EUSCOutline• Student Presentations• Quiz #2 Review• Common Structures Review• Gradescs599 9/7/993University of Southern CaliforniaCenter for Software EngineeringC S EUSCSoftware Product Transformationstasks designedtasks requiredrqts generation ratedesign ratetasks codedcoding ratetasks testedtesting rateCycle time per task = transit time through relevant phase(s)Cycle time per phase = start time of first flowed entity - completion time of last flowed entitycs599 9/7/994University of Southern CaliforniaCenter for Software EngineeringC S EUSCError Co-flowstasks designeddesign ratedesign errorsdesign error generation ratedesign error densitycs599 9/7/995University of Southern CaliforniaCenter for Software EngineeringC S EUSCError Detection and Reworkerror generation rateundetected errorserrorsdetected errorsreworked errorserror detection rateerror escape raterework ratecs599 9/7/996University of Southern CaliforniaCenter for Software EngineeringC S EUSCPersonnel Poolnewly hired workforcehiring rateexperienced workforceworkforce assimilation rate quit ratecs599 9/7/997University of Southern CaliforniaCenter for Software EngineeringC S EUSCLearning Curvetasks completeddevelopment ratemanpower ratelearningproductivityjob sizepercentage completecs599 9/7/998University of Southern CaliforniaCenter for Software EngineeringC S EUSCCost/Schedule/Quality Tradeoffs• Inherent in system dynamics models that represent defects as levels, and include the associated variable effort and cycle time for rework and testing as a function of those levelserror generation rateundetected errorserrorsdetected errorsreworked errorserror detection rateerror escape raterework ratecum rework effortrework manpower raterework effort per errorcs599 9/7/999University of Southern CaliforniaCenter for Software EngineeringC S EUSCExample Product Chainstasks developedtasks QA'ed tasks testedsoftware development rate QA rate testing raterequirementstasks for codingtasks codedtasks testedtasks ready for testtasks designedrqts generation ratedesign ratedesign inspection ratecoding ratecode inspection rate testing ratepreparation rateoverview preparation ratetasks awaiting inspection tasks at overview preptasks to be reinspectedtasks at overview tasks at preparationtasks at inspectiontasks at followuptasks completedsoftware development team delay overview rateminor changesreinspection rework ratefollowup rateMadachy 94Tvedt 95Abdel-Hamid/Madnick 91cs599 9/7/9910University of Southern CaliforniaCenter for Software EngineeringC S EUSCExample Defect Chainsundetected active errorsundetected passive errorspotentially detectable errorsdetected errorsreworked errorserror generation rate error detection rate rework rateactive error regeneration rate active error retirement ratecode error generation ratedesign error generation ratedesign errorsundetected design errorsdetected design errorsdesign error detection ratedesign error escape ratecode errorsescaped errorserrors fixed in testdesign error amplification code error escape ratetesting detection and correction ratedetected code errorsreworked design errorsdesign rework ratereworked code errorscode error detection ratecode rework rateAbdel-Hamid/Madnick 91Madachy 94cs599 9/7/9911University of Southern CaliforniaCenter for Software EngineeringC S EUSCExample Personnel Chainspersonnel poolhiring and personnel allocation attrition ratenewly hired workforce experienced workforceworkforce assimilation ratehiring rate quit rateAbdel-Hamid/Madnick 91Madachy 94cs599 9/7/9912University of Southern CaliforniaCenter for Software EngineeringC S EUSCCurrent GradesSS #HW #1 Degree Progress (10 points)HW #2 Brooks's Law (20 points)HW #3 DPRS (15 points)Quiz #1 (12 points)Quiz #2 (12 points)Total Points2245 7 10 9 1 5 327134 7 17 12.5 12 11 59.59077 7 15 12 12 7 535928 10 13 9.5 3 4 39.56190 5 14 12 0 1.5 32.54866 9 18 14 9 9 592558 7 15 13.5 10 6
View Full Document