This preview shows page 1-2-3-4 out of 13 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 13 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 13 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 13 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 13 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 13 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Document DL0114 Version 0.9 Page 1OverviewThe 32 Bit RIMM® module is a general purpose high-performance line of memory modules suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required. The 32 Bit RIMM module consists of 256Mb/288Mb RDRAM® devices. These are extremely high-speed CMOS DRAMs organized as 16M words by 16 or 18 bits. The use of Rambus Signaling Level (RSL) tech-nology permits the use of conventional system and board design technologies. RIMM 3200 modules support 800MHz transfer rate per pin, resulting in total module bandwidth of 3200MB/s or 3.2GB/s. RIMM 4200 modules support 1066MHz transfer rate per pin, resulting in total module bandwidth of 4200MB/s or 4.2GB/s. The 32 Bit RIMM module provides two independent 16 or 18 bit memory channels to facilitate compact system design. The "Thru" Channel enters and exits the module to support a connection to or from a controller, memory slot, or termination. The "Term" Channel is terminated on the module and supports a connection from a controller or another memory slot.The RDRAM architecture enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95% bus efficiency. The RDRAM device multi-bank architecture supports up to four simultaneous transactions per device.Related DocumentationDatasheets for RDRAM memory system components are available on the web at www.rdram.com. Check the RDRAM website regularly for the latest document. Change History and datasheet updatesFeatures■ 2 Independent RDRAM channels, 1 pass through and 1 terminated on 32 Bit RIMM module■ High speed 800 and 1066MHz RDRAM devices■ 232 edge connector pads with 1mm pad spacing■ Module PCB size: 133.35mm x 34.93mm x 1.27mm (5.25” x 1.375” x 0.05”)■ Gold plated edge connector pad contacts■ Serial Presence Detect (SPD) support■ Operates from a 2.5 volt supply (±5%)■ Low power and powerdown self refresh modes■ Separate Row and Column buses for higher effi-ciencyKey Timing ParametersThe following table lists the frequency and latency bins available for 32 Bit RIMM modules. Form FactorThe 32 Bit RIMM modules are offered in 232-pad 1mm edge connector pad pitch suitable for 232 contact RIMM connectors.Table 1: RIMM Module Frequency and LatencyRDRAM Core OrganizationI/O Freq.MHztrac (Core Access Time) nsx 16 800 45x 16 800 40x 16 1066 35x 16 1066 32x 18 800 45x18 800 40x18 1066 35x18 1066 3232 Bit RIMM® Module(with 256/288Mb RDRAM® Devices) 32 Bit RIMM module with heat spreaderPage 2 Document DL0114 Version 0.932 Bit RIMM Module (with 256/288Mb RDRAM Devices) Data SheetTable 2: Module Pad Numbers and Signal NamesPad Signal Name Pad Signal Name Pad Signal Name Pad Signal NameA1 Gnd B1 Gnd A59 Gnd B59 GndA2 SCK_THRU_L B2 CMD_THRU_L A60 Vterm B60 VtermA3 Gnd B3 Gnd A61 Vterm B61 VtermA4 DQA8_THRU_L B4 DQA7_THRU_L A62 Gnd B62 GndA5 Gnd B5 Gnd A63 DQA3_THRU_R B63 DQA4_THRU_RA6 DQA6_THRU_L B6 DQA5_THRU_L A64 Gnd B64 GndA7 Gnd B7 Gnd A65 DQA5_THRU_R B65 DQA6_THRU_RA8 DQA4_THRU_L B8 DQA3_THRU_L A66 Gnd B66 GndA9 Gnd B9 Gnd A67 DQA7_THRU_R B67 DQA8_THRU_RA10 DQA2_THRU_L B10 DQA1_THRU_L A68 Gnd B68 GndA11 Gnd B11 Gnd A69 Vdd B69 VddA12 DQA0_THRU_L B12 CTMN_THRU_L A70 Gnd B70 GndA13 Gnd B13 Gnd A71 SCK_THRU_R B71 CTMN_TERM_LA14 CFM_THRU_L B14 CTM_THRU_L A72 Gnd B72 GndA15 Gnd B15 Gnd A73 CMD_THRU_R B73 CTM_TERM_LA16 CFMN_THRU_L B16 ROW2_THRU_L A74 Gnd B74 GndA17 Gnd B17 Gnd A75 Vref B75 VcmosA18 ROW1_THRU_L B18 ROW0_THRU_L A76 Vdd B76 VddA19 Gnd B19 Gnd A77 SVdd B77 SWPA20 COL4_THRU_L B20 COL3_THRU_L A78 Vdd B78 VddA21 Gnd B21 Gnd A79 SCL B79 SDAA22 COL2_THRU_L B22 COL1_THRU_L A80 Vdd B80 VddA23 Gnd B23 Gnd A81 SA0 B81 SA1A24 COL0_THRU_L B24 DQB0_THRU_L A82 Vdd B82 VddA25 Gnd B25 Gnd A83 SA2 B83 SIN_TERMA26 DQB1_THRU_L B26 DQB2_THRU_L A84 Gnd B84 GndA27 Gnd B27 Gnd A85 DQB8_TERM B85 DQB7_TERMA28 DQB3_THRU_L B28 DQB4_THRU_L A86 Gnd B86 GndA29 Gnd B29 Gnd A87 DQB6_TERM B87 DQB5_TERMA30 DQB5_THRU_L B30 DQB6_THRU_L A88 Gnd B88 GndA31 Gnd B31 Gnd A89 DQB4_TERM B89 DQB3_TERMA32 DQB7_THRU_L B32 DQB8_THRU_L A90 Gnd B90 GndA33 Gnd B33 Gnd A91 DQB2_TERM B91 DQB1_TERMA34 SOUT_THRU B34 SIN_THRU A92 Gnd B92 GndA35 Gnd B35 Gnd A93 DQB0_TERM B93 COL0_TERMA36 DQB8_THRU_R B36 DQB7_THRU_R A94 Gnd B94 GndA37 Gnd B37 Gnd A95 COL1_TERM B95 COL2_TERMA38 DQB6_THRU_R B38 DQB5_THRU_R A96 Gnd B96 GndA39 Gnd B39 Gnd A97 COL3_TERM B97 COL4_TERMA40 DQB4_THRU_R B40 DQB3_THRU_R A98 Gnd B98 GndA41 Gnd B41 Gnd A99 ROW0_TERM B99 ROW1_TERMA42 DQB2_THRU_R B42 DQB1_THRU_R A100 Gnd B100 GndA43 Gnd B43 Gnd A101 ROW2_TERM B101 CFMN_TERMA44 DQB0_THRU_R B44 COL0_THRU_R A102 Gnd B102 GndA45 Gnd B45 Gnd A103 CTM_TERM_R B103 CFM_TERMA46 COL1_THRU_R B46 COL2_THRU_R A104 Gnd B104 GndDocument DL0114 Version 0.9 Page 3 32 Bit RIMM Module (with 256/288Mb RDRAM Devices) Data SheetA47 Gnd B47 Gnd A105 CTMN_TERM_R B105 DQA0_TERMA48 COL3_THRU_R B48 COL4_THRU_R A106 Gnd B106 GndA49 Gnd B49 Gnd A107 DQA1_TERM B107 DQA2_TERMA50 ROW0_THRU_R B50 ROW1_THRU_R A108 Gnd B108 GndA51 Gnd B51 Gnd A109 DQA3_TERM B109 DQA4_TERMA52 ROW2_THRU_R B52 CFMN_THRU_R A110 Gnd B110 GndA53 Gnd B53 Gnd A111 DQA5_TERM B111 DQA6_TERMA54 CTM_THRU_R B54 CFM_THRU_R A112 Gnd B112 GndA55 Gnd B55 Gnd A113 DQA7_TERM B113 DQA8_TERMA56 CTMN_THRU_R B56 DQA0_THRU_R A114 Gnd B114 GndA57 Gnd B57 Gnd A115 CMD_TERM B115 SCK_TERMA58 DQA1_THRU_R B58 DQA2_THRU_R A116 Gnd B116 GndTable 2: Module Pad Numbers and Signal Names (Continued)Pad Signal Name Pad Signal Name Pad Signal Name Pad Signal NameTable 3: Module Connector Pad DescriptionSignal Module Connector Pads I/O Type DescriptionCFM_THRU_L A14I RSLClock From Master. Connects to left RDRAM device on "Thru" Channel. Interface clock used for receiving RSL signals from the controller. Positive polarity.CFM_THRU_R B54I RSLClock From Master. Connects to right RDRAM device on "Thru" Channel. Interface clock used for receiving RSL signals from the controller. Positive polarity.CFMN_THRU_L A16I RSLClock From Master. Connects to left RDRAM device on "Thru" Channel. Interface clock used for receiving RSL signals from the controller. Negative polarity.CFMN_THRU_R B52I RSLClock From Master. Connects to right RDRAM device on "Thru" Channel. Interface clock used for receiving RSL signals from the controller. Negative polarity.CMD_THRU_L B2I


View Full Document

UMD ENEE 759H - 32 Bit RIMM Module

Download 32 Bit RIMM Module
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view 32 Bit RIMM Module and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view 32 Bit RIMM Module 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?