DOC PREVIEW
RIT EECC 341 - Combinational Circuit Analysis Example

This preview shows page 1-2-3-4 out of 11 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Combinational Circuit Analysis ExampleCombinational Circuit Analysis Example (continued)Slide 3Equivalent Symbols of NAND, NOR GatesNAND-NAND Logic Circuits for Sum of ProductsAlternate Sum of Products Realizations (Applying DeMorgan’s theorem T13 Graphically)NAND-NAND Sum of Products ExampleNOR-NOR Circuits for Product of SumsAlternate Product of Sums Realizations (Applying DeMorgan’s theorem T13’ Graphically)Combinational Circuit SynthesisA Verbal Synthesis Example: An Alarm Circuit1EECC341 - ShaabanEECC341 - Shaaban#1 Lec # 6 Winter 2001 12-18-2001Combinational Circuit Analysis ExampleCombinational Circuit Analysis ExampleGiven this logic circuit we can :• Find corresponding logic expression from circuit• Create truth table by applying all input combinations:• From truth table find Canonical Sum/Product Representations• Manipulate logic expression to other forms using theorems.00001111XYZ0011001101010101Y’110011000000111111001111X+Y’01000101(X+Y’) . Z01010101X’11110000Z00110011Y10101010Z’00100000X’. Y. Z’01100101Fcorresponding logic expression: F = ((X + Y’) . Z) + (X’.Y. Z’)Row X Y Z F 0 0 0 0 0 1 0 0 1 1 2 0 1 0 1 3 0 1 1 0 4 1 0 0 0 5 1 0 1 1 6 1 1 0 0 7 1 1 1 1 Truth TableFrom truth table:Canonical SumF =  X,Y,Z (1, 2, 5,7)Canonical ProductF =  X,Y,Z (0,3,4,6)2EECC341 - ShaabanEECC341 - Shaaban#2 Lec # 6 Winter 2001 12-18-2001Combinational Circuit Analysis Example Combinational Circuit Analysis Example (continued)(continued)•The previous circuit logic expression F can be transformed into sum of products by multiplying out (Using T8’) and written as : F = X . Z + Y’. Z + X’.Y. Z’ Realized using a 2-level AND-OR circuit:F = X . Z + Y’. Z + X’.Y. Z’XYZY’Y’ . ZX . ZX’X’ . Y . Z’Z’3EECC341 - ShaabanEECC341 - Shaaban#3 Lec # 6 Winter 2001 12-18-2001Combinational Circuit Analysis Example Combinational Circuit Analysis Example (continued)(continued)•The logic expression F for the previous circuit can added out (using T8) and written as: F = ((X+Y’).Z) + (X’.Y.Z’) = (X+Y’+X’).(X+Y’+Y).(X+Y’+Z’).(Z+X’).(Z+Y).(Z+Z’) = 1.1.(X+Y’+Z’).(X’+Z).(Y+Z).1 F = (X+Y’+Z’).(X’+Z).(Y+Z) Realized using 2-level OR-AND circuit.4EECC341 - ShaabanEECC341 - Shaaban#4 Lec # 6 Winter 2001 12-18-2001Equivalent Symbols of NAND, NOR GatesEquivalent Symbols of NAND, NOR GatesXY(X . Y)’XYX’ + Y’XY(X + Y)’XYX’ . Y’NAND SymbolsNOR SymbolsAccording to DeMorgan’s theorem T13: (X . Y)’ = X’ + Y’Normal SymbolNormal NOR SymbolAccording to DeMorgan’s theorem T13’: (X + Y)’ = X’ . Y’Alternate NOR SymbolAlternate NAND Symbol5EECC341 - ShaabanEECC341 - Shaaban#5 Lec # 6 Winter 2001 12-18-2001•A sum of products logic expression can be realized by NAND gates by replacing all AND gates and the OR GATE in the usual realization with NAND gates as follows: F = A + B + C + D ... where A, B, C, …. are product terms of the input variables e.g. A= x.y.z F = (A’)’+(B’)’+(C’)’+(D’ )’ + …. from T4 = (A’.B’.C’.D’… )’ (from DeMorgan’s theorem T13) This is a 2-level NAND representation. NAND-NAND Logic Circuits for Sum of ProductsNAND-NAND Logic Circuits for Sum of Products6EECC341 - ShaabanEECC341 - Shaaban#6 Lec # 6 Winter 2001 12-18-2001Alternate Sum of Products RealizationsAlternate Sum of Products Realizations (Applying (Applying DeMorgan’s theorem T13 Graphically)AND-ORNAND-NAND7EECC341 - ShaabanEECC341 - Shaaban#7 Lec # 6 Winter 2001 12-18-2001NAND-NAND Sum of Products ExampleNAND-NAND Sum of Products Example•The sum of products expression F = X . Z + Y’. Z + X’.Y. Z’ F = ((X . Z)’)’ + ((Y’. Z)’)’ + ((X’.Y. Z’)’)’ double negate T4 F = [(X . Z)’ . (Y’. Z)’ . (X’.Y. Z’)’]’ DeMorgan’s theorem T13 Can be realized using the 2-level NAND-NAND circuit:F = [(X . Z)’ + (Y’. Z)’ + (X’.Y. Z’)’]’XYZY’ (Y’ . Z)’ (X . Z)’X’(X’ . Y . Z’)’Z’8EECC341 - ShaabanEECC341 - Shaaban#8 Lec # 6 Winter 2001 12-18-2001NOR-NOR Circuits for Product of Sums•A product of sums expression can be realized by NOR gates by replacing all the OR gates and the AND gate with NOR gates as follows: F = A.B.C.D. …. Where A, B, C are sum terms of the input variables (e.g. A = x+y+z) F = (A’)’.(B’)’.(C’)’.(D’)’ …. using T4 = (A’ + B’ + C’ + D’ + …)’ (using Demorgan’s theorem T13’) This is a 2-level NOR-NOR representation9EECC341 - ShaabanEECC341 - Shaaban#9 Lec # 6 Winter 2001 12-18-2001Alternate Product of Sums RealizationsAlternate Product of Sums Realizations (Applying (Applying DeMorgan’s theorem T13’ Graphically)OR-ANDNOR-NOR10EECC341 - ShaabanEECC341 - Shaaban#10 Lec # 6 Winter 2001 12-18-2001Combinational Circuit Synthesis•An example of a combinational circuit description: Create a logic function in 4 input variables N=N3N2N1N0 whose output is 1 only if the input is a prime number.•This function is 1 when the input N =1,2,3,5,7,11 can be written in the canonical sum of products representation as: F = N3N2N1N0             N3’N2’N1’N0+ N3’N2’N1N0’+ N3’N2’N1N0 +N3’N2N1’N +N3’N2N1N0+ N3N2’N1N0+ N3N2N1’N011EECC341 - ShaabanEECC341 - Shaaban#11 Lec # 6 Winter 2001 12-18-2001A Verbal Synthesis Example: An Alarm Circuit•A verbal logic description:–The ALARM output is 1 if the panic input is 1, or if the ENABLE input is 1, the EXISTING input is 0, and the house is not secure.–The house is secure if the WINDOW, DOOR, GARAGE inputs are all 1•This can be put in logic expressions as follows:ALARM = PANIC + ENABLE . EXISTING’ . SECURE’SECURE = WINDOW. DOOR. GARAGEALARM = PANIC + ENABLE .


View Full Document
Download Combinational Circuit Analysis Example
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Combinational Circuit Analysis Example and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Combinational Circuit Analysis Example 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?