View Full Document

High-Level Synthesis of High Performance Microprocessor Blocks



View the full content.
View Full Document
View Full Document

4 views

Unformatted text preview:

High Level Synthesis of High Performance Microprocessor Blocks SPARK High Level Synthesis System Sumit Gupta Nick Savoiu Nikil Dutt Rajesh Gupta Alex Nicolau Center for Embedded Computer Systems University of California Irvine http www cecs uci edu spark Timothy Kam Michael Kishinevsky Steve Haynal Abdallah Tabbara Strategic CAD Labs Design Technologies Intel Inc Hillsboro http www intel com research scl Supported by Semiconductor Research Corporation and Intel Copyright CECS The Spark Projec 08 31 2001 Overview Brief background Spark High Level Synthesis Framework Previous work in Spark framework High level synthesis for Microprocessor blocks Instruction Length Decoder Design Behavior Steps involved in synthesis Work done this summer at SCL Future Plans Copyright CECS The Spark Project 2 High Level Synthesis From C to CDFG to Architecture Copyright CECS The Spark Project 3 Scheduling with Given Resource Allocation Resource Constraints Copyright CECS The Spark Project 4 The Spark High Level Synthesis Framework Copyright CECS The Spark Project 5 Limitations of high level synthesis targeted by Spark Quality of synthesis results severely effected by complex control flow Control flow style effects the effectiveness of optimizations Nested ifs and loops not handled or handled poorly Poor understanding much less integration of the interaction between source level and fine grain compiler transformations No comprehensive synthesis framework Few and scattered optimizations Results presented for scheduling Effects on logic synthesis not understood Small synthetic benchmarks Copyright CECS The Spark Project 6 Generalized Code Motions Across Hierarchical Blocks If Node Speculation T F Reverse Speculation Conditional Speculation Copyright CECS The Spark Project 7 Characteristics of ASIC Design Large designs such as MPEG Multi cycle implementation Resource constrained Implications on transformations applied Extraction of parallelism constrained by area limitations Speculation may



Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view High-Level Synthesis of High Performance Microprocessor Blocks and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view High-Level Synthesis of High Performance Microprocessor Blocks and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?