UT EE 382M - EE 382M Syllabus (2 pages)

Previewing page 1 of 2 page document View the full content.
View Full Document

EE 382M Syllabus



Previewing page 1 of actual document.

View the full content.
View Full Document
View Full Document

EE 382M Syllabus

33 views


Pages:
2
School:
University of Texas at Austin
Course:
Ee 382m - Design of Digital Systems

Unformatted text preview:

EE 382M 7 VLSI 1 16860 Adnan Aziz Office Hours TuTh 10 00 11 00 Fall 2006 ACE 6 120 Lecture TuTh 11 00 12 30 ENS 302 Description We aim to study the process of implementing a digital system as a CMOS integrated circuit The course will begin with a review of the basics of CMOS transistor operation and the manufacturing process for CMOS VLSI chips We will then study in detail the problem of implementing logic gates in CMOS Specifically we will cover layout design rules and circuit families Afterwards we will examine techniques for timing and power analysis and clocking We will also examine ways to optimize timing and power This will be followed by an overview of datapath design specifically adders and multipliers We will also study memory arrays including SRAM and DRAM cell and clock design The course will conclude with a survey level treatment of various peripheral topics including functional verification test design for test electrical effects and future trends We will also have guest lecturers talk about real world design practice Prerequisites This course is intended for ECE graduate students A knowledge of Electical Circuits EE411 or equivalent and Digital Logic Design EE316 or its equivalent is required Recommended text CMOS VLSI Design A Circuits and Systems Perspective N Weste and D Harris 3rd Edition 2005 Addison Wesley Web site All material related to the course is available at www ece utexas edu adnan Format Evaluation I will assign approximately 6 written homeworks which will consist of questions from the book and will be worth 10 of your grade There will be two in class midterms worth 30 and a final project worth 25 of your grade Three major design projects will make up the remaining 35 of your grade Lab due dates Lab 1 Layout simulation due 11 59pm Wednesday 9 20 2006 Lab 2 Schematic design due 11 59pm Wednesday 10 11 2006 Lab 3 Verification synthesis due 11 59pm Wednesday 11 1 2006 Tentative Outline Week Material Preliminaries Aug 31 Introduction



View Full Document

Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view EE 382M Syllabus and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view EE 382M Syllabus and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?