DOC PREVIEW
NMT EE 231 - EE 231 Homework 8

This preview shows page 1 out of 2 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

EE 231 Fall 2008EE 231Homework 8Due October 22, 20081. Write a Verilog program to implement the state machine of Problem 5.7. (See the home-work solutions at http://www.ee.nmt.edu/~rison/ee231_fall08/hw/hw08_soln.pdf forthe state transition table.)2. The tail lights on classic Ford Thunderbirds operated in segments, as shown below. For a leftturn, the sequence would be: no lights, then LA, then LA and LB, then LA and LB and LC,then back to no lights. When the Hazard switch was engaged, all six segments would turnon and off together. A state diagram for the system is shown. Write a Verilog program toimplement the T-bird tail lights. The inputs are (hazard, left turn, right turn). The outputsare the six light segments LA, LB, LC, RA, RB, RC. If the hazard switch is on (regardlessof the left or right switches), the system will go back and forth between IDLE (no segmentson) and LR3 (all six segments on). The left-turn and right-turn sequences should be obviousfrom the state table. Write a Verilog program to implement the T-bird tail lights.Left Turn Right TurnLC LALB RA RB RCR1R2R3L3 L1IDLEL2LR3XXX1XXXXXXXX XXX01X001XXXXXXXXX0001EE 231 Fall 20083. Consider the circuit below. It has three inputs (A, B, and clock), and one output (Z).(a) Derive the state transition table for the circuit(b) Draw a state diagram for the circuit.(c) Write a Verilog program to implement the functionality of the circuit.D QD QQ1Q2Q3BA1ZD QClock4. Consider the following state transition table:Present Input Next OutputState StateA B x A B z0 0 0 0 1 00 0 1 1 1 00 1 0 1 0 00 1 1 0 1 01 0 0 0 1 11 0 1 0 0 11 1 0 0 1 01 1 1 1 0 0(a) Draw a state diagram for the system.(b) Write a Verilog program to implement the


View Full Document

NMT EE 231 - EE 231 Homework 8

Download EE 231 Homework 8
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view EE 231 Homework 8 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view EE 231 Homework 8 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?