DOC PREVIEW
NAU EE 110 - Homework

Previewing page 1

Save
Premium Document
Do you want full access? Go Premium and unlock all 1 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

EE 110 Homework 9 Spring 2017 CQUPT 1. Design a 3-bit sequencer that implements the following state sequence. Use three D flip-flops whose clock inputs are connected to CLK. The state bits are Q2, Q1, and Q0. Show the full state table (10 points). Use K-maps to minimize your equations (15 points). Show the logic diagram for your complete design (15 points). 2. Design a 3-bit sequencer that implements the following state sequence. Use three JK flip-flops whose clock inputs are connected to CLK. The state bits are Q2, Q1, and Q0. Show the full state table (20 points) including all J and K input values. Use K-maps to minimize your equations (15 points). Show the logic diagram for your complete design (15 points). Note: Although there is no way for the system to reach states 5 and 7 under normal operation, it could actually arrive at either of those states upon power up. If that happens, the system will reach the main sequence in only one clock


View Full Document

NAU EE 110 - Homework

Download Homework
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Homework and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Homework 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?