GT CS 4803 - LECTURE NOTES (24 pages)

Previewing pages 1, 2, 23, 24 of 24 page document View the full content.
View Full Document

LECTURE NOTES



Previewing pages 1, 2, 23, 24 of actual document.

View the full content.
View Full Document
View Full Document

LECTURE NOTES

96 views

Lecture Notes


Pages:
24
School:
Georgia Institute of Technology
Course:
Cs 4803 - Special Topics

Unformatted text preview:

Spring 2012 Prof Hyesoon Kim Assembly code to read touch screen coordinates What to learn How to handle peripheral interface in NDS Memory layout communication between ARM 7 ARM 9 ARM 7 can access touch screen ARM 9 can display Read TCM tightly coupled memory WRAM wireless Ram Read http dev scene com NDS Tutorials Main memory 4MB Start Address 0x0200 0000 End Address 0x023F FFFF Mirror 0x0240 0000 not cached Both ARM7 and ARM9 can access the memory Usually ARM9 s executable code and game data ARM 7 s executable code is stored in IWRAM in DevKit Pro most games also use IWRAM first and then use main memory IWRAM ARM 7 Fast RAM Start Address 0x03800000 End Address 0x0380FFFF Only 64KB so try to fit code here Two main functions 1 for each processor Only Arm7 can access the coordinates and ARM 9 displays The chosen address must be greater than 0x02400000 Because all addresses lower than this are cached in the arm9 No cache coherence support mem ARM 9 ARM 7 0x023fffff 1 cache 0x023fffff 1 write 0 ARM 9 has I cache D cache Software flush and synch libraries are provided in DevKitPro Here Xreg and Yreg are two randomly chosen mem locations copyToAddressX copytoAddressY accessible to both processors Your job to figure out possible addresses of copyToAddressX copytoAddressY include nds h include stdio h int main void consoleDemoInit volatile int Xreg int copyToAddressX should be 32 bit aligned volatile int Yreg int copyToAddressY should be 32 bit aligned while 1 iprintf x1b 5 0H X 2X Xreg 20 iprintf x1b 6 0H Y 2X Yreg 20 swiWaitForVBlank return 0 CLK Serial Data In Master Serial Data Out Slave Chip Select Serial Peripheral Interface SPI provides communication with external devices in master or slave mode 4 wires or 3 wires bidirectional wires Hand shaking protocols e g RS 232 MSB first or LSB first Check sum information Beginning ending Store information in the Main memory SPI Bus is a 4 wire Data in Data out Clock Chip set 4 devices 00 DS Firmware serial flash memory 01 DS



View Full Document

Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view LECTURE NOTES and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view LECTURE NOTES and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?