Princeton ELE 572 - Hardware/Software Instruction (5 pages)

Previewing pages 1, 2 of 5 page document View the full content.
View Full Document

Hardware/Software Instruction



Previewing pages 1, 2 of actual document.

View the full content.
View Full Document

Unformatted text preview:

12 3 Hardware Software Instruction Set Configurability for System on Chip Processors Albert Wang Earl Killian Dror Maydan Chris Rowen awang tensilica com earl tensilica com maydan tensilica com rowen tensilica com Tensilica Inc 3255 6 Scott Blvd Santa Clara CA 95054 1 408 986 8000 processors that combine the key benefits of generic programmable chips longevity development costs amortized over large volume adaptability to changing market requirements without taking too much development time or expense If the cost of fashioning new optimized processors could be radically reduced then a much broader array of highly refined processor cores could be used in system on chip designs ABSTRACT New application focused system on chip platforms motivate new application specific processors Configurable and extensible processor architectures offer the efficiency of tuned logic solutions with the flexibility of standard high level programming methodology Automated extension of processor function units and the associated software environment compilers debuggers simulators and real time operating systems satisfies these needs At the same time designing at the level of software and instruction set architecture significantly shortens the design cycle and reduces verification effort and risk This paper describes the key dimensions of extensibility within the processor architecture the instruction set extension description language and the means of automatically extending the software environment from that description It also describes two groups of benchmarks EEMBC s Consumer and Telecommunications suites that show 20 to 40 times acceleration of a broad set of algorithms through application specific instruction set extension relative to high performance RISC processors Tensilica enables rapid design of highly efficient processor cores by providing a base architecture a lean core implementation and an automated method to seamlessly extend the processor hardware and software to fit each



View Full Document

Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view Hardware/Software Instruction and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Hardware/Software Instruction and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?