# MSU PHY 440 - Main Design Project (5 pages)

Previewing pages 1, 2 of 5 page document
View Full Document

## Main Design Project

Previewing pages 1, 2 of actual document.

View Full Document
View Full Document

## Main Design Project

103 views

Problems/Exams

Pages:
5
School:
Michigan State University
Course:
Phy 440 - Electronics
##### Electronics Documents
• 4 pages

• 2 pages

• 13 pages

• 29 pages

• 2 pages

• 14 pages

• 3 pages

• 3 pages

• 12 pages

• 3 pages

• 13 pages

• 14 pages

• 7 pages

• 4 pages

• 5 pages

• 5 pages

• 5 pages

• 3 pages

• 5 pages

• 4 pages

• 3 pages

• 10 pages

• 71 pages

• 5 pages

• 7 pages

• 3 pages

• 42 pages

• 13 pages

• 4 pages

• 4 pages

• 201 pages

• 7 pages

• 7 pages

• 14 pages

• 3 pages

• 6 pages

• 3 pages

• 2 pages

• 2 pages

• 15 pages

• 7 pages

• 5 pages

• 5 pages

• 3 pages

• 4 pages

• 4 pages

• 7 pages

• 10 pages

• 13 pages

• 5 pages

• 4 pages

• 3 pages

• 2 pages

• 5 pages

• 4 pages

• 7 pages

• 3 pages

• 10 pages

• 13 pages

• 10 pages

Unformatted text preview:

Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts displayed in two of our four 7 segment displays In addition we will instrument one of the sliding switches to enable counting with an light emitting diode LED indicating its state and a push button to reset the counters momentarily to zero The DI01 board is constructed in such a fashion that individual segments of the four displays are connected in parallel and are turned on when the particular connection is grounded The choice of which of the four displays to activate is made by bringing the chosen display s anode to a positive logic value Read over the description of the DI01 module in particular the description of the seven segment displays and how the individual segments combine to form numbers Macros In your design you will need to use several macros one of which will include the 0 to 5 counter you constructed in last week s lab and another is a routine to translate the four bit output from the decimal counter into the pattern of 0 s and 1 s corresponding to the activated segments on a 7 segment display This will be the file hex2led vhd which will be provided for you A third macro also provided for you will divide the 50 MHz clock down to something that we can easily display and verify On the basis of this macro you will write another in vhdl to generate a toggling frequency clock which will be an input to the macro multiplexing the two 4 bit output streams from your counter onto the 7segment display You will write this macro yourself Procedure Open Project Navigator and start a new project choosing schematic as the highest level module Verify that the Device Family is Spartan2 the Device xc2s30 and the Package tq144 The Counter Find and add the source file for the counter you made in last weeks lab From Symbols select the counter macro CD4CE connect signals

View Full Document

Unlocking...