DOC PREVIEW
Berkeley COMPSCI 150 - Homework

This preview shows page 1-2 out of 5 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

University of California at BerkeleyCollege of EngineeringEECS150 J. WawrzynekSpring 2002Homework #2University of California at BerkeleyCollege of EngineeringDepartment of Electrical Engineering and Computer SciencesEECS150 J. WawrzynekSpring 2002Homework #2This homework is due on Friday Feb 8th by noon. Homework will be accepted in the EECS150 homework box outside 218 Cory Hall. Late homework will be penalized by 50%. No late homework will be accepted after the solution is handed out.1. Flip-flops and timing. a) For the circuit shown, assume that all the flip-flops initially hold logic 0. Draw the waveform that appears at point y.b) Assume the flip-flop setup time is 75ps and its clock-to-Q delay is 100ps. If the mux propagation delay is 150ps, what is the maximum clock frequency for this circuit?QD QDQD10L Dxyc l kc l kL Dxy2. Logic gate timing waveforms.Below is shown the waveforms corresponding to a low-to-high and a high-to-low transition for an inverter. Draw approximate transition wavefoms for the other situations shown below. Assume that all transistors in all the gates and inverters are of the same strength. a) Vx initially is high, set a=b=high.b) Vx initially is low, set a=high, b=lowc) Vx initially is low, set a=b=low.V xtxV xtabxV xtabxV xtabxd) Show both transitions.3. Gate delay.Consider a CMOS AND gate constructed as a NAND gate followed by an inverter. Assume the inverter propagation delay is expressed as follows:fP 10050where f is the fanout of the inverter, expressed in number of transistor-gate inputs (inverters contribute 2 to f, one input of 2-input gates contribute 2,). Assume this inverterhas the same propagation delay for both low-to-high and high-to-low transistions.The NAND gate propagation delay is expressed as:ffPHLPLH12510075100For the low-to-high and high-to-low transitions, respectively. Write expressions for the propagation delay of the AND gate:PHLPLH4. Power/energy units.V xtxa) Consider a logic gate driving an output with an average of one transition per eight clock cycles (clock frequency is 100MHz). The output has a total capacitance of 10fF, and Vdd=3volts. What is the average power consumption of the gate?b) Battery storage is often expressed in Watt-hours. What is the energy storage capacity in Joules of a 10 Watt-hour battery? How long would it power the above gate?5. Switching power.Consider the simple AND/OR circuit shown below. New values are applied to the four inputs at a rate of f. Input values are applied as independent uniform random sequences to each of the four inputs; i.e., for each input, on each appearance of a new input, Prob(1)=Prob(0)=1/2. Write an expression for the average power consumed by gate 1 in terms of f and the switching energy Esw. Do the same for gate 3.6. Power and voltage scaling.123To first approximation, under a limited voltage range, a reduction is power supply voltage(Vdd) in MOS circuits results in a linear increase in gate delay and thus maximum clock rate. This fact is often used to reduce power consumption in cases where a reduction in performance can be tolerated, or compensated for in another way. Consider a special processor inside a car engine, whose job is to control the fuel air mixture to the injectors. Let’s assume that the processor must make 100 adjustments per second and it takes 5K operations for each adjustment. Assume that we chose to use a processor that has peak performance of 1M operations/sec and at that rate uses 1Watt. Your boss tells you that 1 Watt is too much. Without changing the supply voltage, is there a way to reduce the power consumption? If so, by how much? Is there a way to reduce the power consumption even more by lowering the supply voltage? If so, what voltage level would you use and what would be the resulting


View Full Document

Berkeley COMPSCI 150 - Homework

Documents in this Course
Lab 2

Lab 2

9 pages

Debugging

Debugging

28 pages

Lab 1

Lab 1

15 pages

Memory

Memory

13 pages

Lecture 7

Lecture 7

11 pages

SPDIF

SPDIF

18 pages

Memory

Memory

27 pages

Exam III

Exam III

15 pages

Quiz

Quiz

6 pages

Problem

Problem

3 pages

Memory

Memory

26 pages

Lab 1

Lab 1

9 pages

Memory

Memory

5 pages

Load more
Download Homework
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Homework and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Homework 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?