Dayton ECT 358 - ELecture 4a Spartan II FPGA

Unformatted text preview:

ECT 358Slide 2Xilinx Spartan ArchitectureSpartan II ArchitectureSpartan II featuresConfigurable Logic BlockInput-Output BlockECT 358ECT 358Lecture 4aLecture 4aXilinx Spartan II FPGAXilinx Spartan II FPGAA measure of a man’s A measure of a man’s character is not what he gets character is not what he gets from his ancestors, but what from his ancestors, but what he leaves his descendants.he leaves his descendants.A good man leaveth an inheritance to A good man leaveth an inheritance to his children’s children: and the wealth his children’s children: and the wealth of the sinner is laid up for the just. of the sinner is laid up for the just. Proverbs 13:22Proverbs 13:22Xilinx Spartan ArchitectureXilinx Spartan Architecture•Array of configurable logic blocksArray of configurable logic blocks•Local and global routing resourcesLocal and global routing resources•Block Select RAMBlock Select RAM•I/O blocksI/O blocks•Programmable I/O buffersProgrammable I/O buffers•SRAM based configuration memorySRAM based configuration memory•Delay Locked LoopsDelay Locked LoopsSpartan II ArchitectureSpartan II ArchitectureSpartan II featuresSpartan II features•200 MHz I/O switching frequency200 MHz I/O switching frequency•150,000 gates150,000 gates•2.5 V operating voltage2.5 V operating voltage•On-chip block memoryOn-chip block memory•New architectureNew architecture•Multiple I/O standards (16) Multiple I/O standards (16) (reference/voltage/termination) IEEE(reference/voltage/termination) IEEE•4 Delay locked loops4 Delay locked loops•49152 block RAM bits49152 block RAM bitsConfigurable Logic BlockConfigurable Logic Block•4 input logic cells4 input logic cells•Carry and controlCarry and control•D F-F’sD F-F’s•Additional InputsAdditional InputsInput-Output BlockInput-Output Block•Individually programmedIndividually programmed–High speed memoryHigh speed memory–Bus standardsBus standards•3 registers3 registers–Latch or F-FLatch or F-F–Synchronous OutputSynchronous Output–Output ControlOutput Control–Input BypassInput


View Full Document

Dayton ECT 358 - ELecture 4a Spartan II FPGA

Download ELecture 4a Spartan II FPGA
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view ELecture 4a Spartan II FPGA and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view ELecture 4a Spartan II FPGA 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?