DOC PREVIEW
SJSU EE 124 - Syllabus

This preview shows page 1 out of 3 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 3 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 3 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

S p r i n g B r e a kEE124 Green Sheet – Spring 2007 1. Course Information Instructor: Tamara Schmitz (Dr. T) Course Coordinator: Prof. Schmitz Department: Electrical Engineering College of Engineering, San Jose State University Course Title: Electronic Design II Course Code: EE124 Section: 01 Class Hours & Location: 12:00 – 1:15pm in CL202 Office Hours: M 10:30-1, T 10:30-11:30, W 10:30-12 Office Location: E365 Office Phone: 924-3989 E-mail: [email protected] Contact: (Either through email or Phone) Email Department Fax: (408) 924-3925 2. Course Description: a. Course Overview and Description: Basic analog bipolar and CMOS IC circuit analysis and design. Topics include current sources, differential amplifiers, active loads, frequency response, feedback amplifiers, frequency compensation, output stages and op amps. b. Prerequisites: 1. Grade of C or better in EE122 2. Completion of writing requirement: 100W 3. Verified spot in an EE124 lab c. Required and recommended texts, readers, or other reading materials: Textbook: Microelectronic Circuits by Sedra and Smith, 5th edition d. Other Reading materials: (1) Microelectronics Preliminary with Study Tips by Razavi, ISBN 0-470-14673-7 (2) Design of analog cmos integrated circuits by Razavi, 2001, McGraw Hill (3) EE124 Lecture notes by P. Fung from Maple Press (latest edition) e. Student learning objectives for the course: The students should be able to 1. Analyze and design simple building blocks of an IC amplifier (both BJT and CMOS) 2. Analyze and design amplifier frequency response (both BJT and CMOS) 3. Analyze and design feedback circuits (both BJT and CMOS) 4. Analyze and design output stages (both BJT and CMOS) 5. Analyze and design simple opamp circuits (both BJT and CMOS) 3. Course requirements: a. Projects: final project – LT Spice design and simulation b. Exams: two midterm exams c. Quizzes: occasionally d. Homework: optional e. Class Participation: yes4. Tentative course calendar: (course calendar is “subject to change with fair notice”) Week 1 Introduction/Overview Week 2a BJT/CMOS processes Week 2b On-chip components and models Week 3a Voltage references and Simple Current Mirror Week 3b Current source design options (I, Rout, Vomin) Week 4a Specifics of MOS and BJT current sources, Differential amplifiers Week 4b Differential amplifiers (virtual gnd, ½ circuit, CMRR) Week 5a Differential amplifiers (CMRR examples) Week 5b Simulating differential amplifiers in SPICE, Active loads Week 6a Clean-up/Review R Mar 1st EXAM #1 Week 7a Exam Details and Amplifier response Week 7b Single-stage amplifier frequency response Week 8a Miller’s Theorem (Dominant pole assumption, Nodes, Signal Path) Week 8b Open and Closed-Loop Analysis Week 9a Shunt and Series Feedback Week 9b Feedback Factor and Trade-offs S p r i n g B r e a k Week 10a Stability analysis (Gain margin and Phase Margin) Week 10b Frequency compensation Week 11a Frequency compensation Week 11b Frequency analysis (CMRR, zeroes, poles) Week 12a Clean-up/Review R Apr 19th EXAM #2 Week 13a Exam Details and Need for Output stages Week 13b Classes of Output Buffers Week 14a Output Buffers (linearity, efficiency, slew rate) Week 14b Output Buffer Design (size, short-circuit protection) Week 15a Commercial Op Amps Week 15b Other uses of basic circuits (2- & 4-quad multipliers, VCOs, PLLs) Week 16a Clean-up/Review T May 22nd FINAL EXAM 9:45am – 12:00 noon 5. Grades: Quizzes 10% Midterms (2) 20% each Final Exam 25% Lab Grade 25% Total 100% a. Grading information: curved at the end b. Extra credit options, if available: by arrangement c. Penalty (if any) for late or missed work: • missed quizzes/exams cannot be made up unless prior arrangements made • late work is docked 20% for each day6. University, College, or Department Policy Information: a) Academic integrity statement (from Office of Judicial Affairs): Your own commitment to learning, as evidenced by your enrollment at San José State University & the University’s Academic Integrity Policy requires you to be honest in all your academic course work. Faculty is required to report infractions to the Office of Judicial Affairs. The policy on academic integrity can be found at http://www2.sjsu.edu/senate/S04-12.pdf b) Campus policy in compliance with the Americans with Disabilities Act: “If you need course adaptations or accommodations because of a disability, or if you need special arrangements in case the building must be evacuated, please make an appointment with me as soon as possible, or see me during office hours. Presidential Directive 97-03 requires that students with disabilities register with DRC to establish a record of their disability.” c) Bonus Details--Cell Phones: Students will turn their cell phones off or put them on vibrate mode while in class. They will not answer their phones in class. Students whose phones disrupt the course and do not stop when requested by the instructor will be referred to the Judicial Affairs Officer of the University. Computer Use: In the classroom, faculty allows students to use computers only for class-related activities. These include activities such as taking notes on the lecture underway, following the lecture on Web-based PowerPoint slides that the instructor has posted, and finding Web sites to which the instructor directs students at the time of the lecture. Students who use their computers for other activities or who abuse the equipment in any way, at a minimum, will be asked to leave the class and will lose participation points for the day, and, at a maximum, will be referred to the Judicial Affairs Officer of the University for disrupting the course. (Such referral can lead to suspension from the University.) Students are urged to report to their instructors computer use that they regard as inappropriate. Academic Honesty: Faculty will make every reasonable effort to foster honest academic conduct in their courses. They will secure examinations and their answers so that students cannot have prior access to them and proctor examinations to prevent students from copying or exchanging information. They will be on the alert for plagiarism. Faculty will provide additional information, ideally on the green sheet, about other


View Full Document

SJSU EE 124 - Syllabus

Documents in this Course
Load more
Download Syllabus
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Syllabus and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Syllabus 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?