DOC PREVIEW
UK EE 462G - Lab 3 Logic Circuits Using Diodes

This preview shows page 1-2-3-4-5-6 out of 17 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 17 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Electronic Circuits LaboratoryEE462GLab #3Logic Circuits Using DiodesInstrumentationThis lab requires the use of:¾ DC offset on function generator¾ Triggering functions on the oscilloscope¾ Coupling features on vertical and trigger signal¾ RMS measurements with the oscilloscope and voltmeter¾ Rise, fall, and delay time measurementsDC Offset in Function GeneratorFunction generator sinusoidal output is of the form:¾ A1denotes the AC component and is controlled by the amplitude knob¾ A0denotes the DC component and is controlled by the DC offset knob, which must be pulled out for it to take effect¾ Note the output range is still between ±20 volts, so saturation of the waveform will occur for some A1and A0combinationsThis general operation holds for all function generator waveforms)cos()(θπ++=ftAAtS 210Trigger OperationIn many applications the oscilloscope displays a periodic waveform synchronized with the scope display so the waveform appears stable. ¾ The synch signal from the trigger can be provided either internally, externally, from the AC power signal, or from the signals in Channels 1 and 2.¾ For most experiments in this lab the synch signal will come from the signal of interest on Channels 1 or 2, and the Edge Trigger will be used rather than the Video Trigger.¾ The AUTOSET button attempts to find a good trigger point on a signal on Channels 1 or 2.¾ Manual settings can be accessed from the trigger Menu Button.Trigger OperationManual Settings:¾ Source (Channel 1, Channel 2, ….)¾ Coupling (AC, DC, Filtering…)¾ In cases where Channel 1 or 2 is used as the trigger, for most applications this should be the same as the vertical display coupling ¾ Level (Must be within signal range where signal is changing)¾ Slope (positive or negative)¾ Mode (normal or automatic)¾ Holdoff (time to wait before looking for another trigger)The Horizontal Menu can be used to shift the position of the trigger horizontally on the screen.Trigger OperationExample:¾ A typical lab instruction reads: Trigger at the middle of the screen, on DC, a positive slope and 0V.¾ Middle of screen refers to horizontal position, use horizontal menu¾ On DC refers to the coupling of the trigger signal, use trigger menu¾ Positive slope refers to direction the signal is going when it crosses the trigger level, use trigger menu¾ 0 V refers to the trigger level (vertical position), use trigger menu¾ A box with a “T” in it will appear on or near the signal to indicate on what part of the signal the scope is triggered.¾ Signals coming into Channel 1, Channel 2, or trigger circuitry can be connected either directly (DC), through a DC blocking filter (AC), or to ground (GND) (usually used for reference purposes).¾ These options can be selected through the vertical menu for the scope display, and through the trigger menu for the incoming trigger signal.Sketch how the waveform below will appear on the scope display for AC and DC coupling. Assume 5 volts per division on display.Input Signal Coupling (AC or DC)V 1000255 )cos()( ttSπ+=RMS for Mixed AC/DC Signals¾ Root Mean Square Computation of Periodic Signal S(t) with period T¾ Note without the square and square root operations the above expression is the signal mean¾ Compute simplified formula when S(t) contains an AC and DC component given by:∫=TrmsdttSTV )(21)cos()(θπ++=ftAAtS 210RMS for Mixed AC/DC Signals¾ Substitute into RMS formula¾ Result independent of f:[]∫⎟⎟⎠⎞⎜⎜⎝⎛++=frmsdtftAAfV12102 )cos(θπ22120AAVrms+=RMS for Mixed AC/DC Signals¾ Find RMS value if AC component is a symmetric and zero-mean square wave P(t;T) of period T and unit amplitude:¾ Show result is:[]∫+=TrmsdtTtPAATV2101);(2120AAVrms+=RMS Measurement¾ The RMS value can be measured directly with the voltmeter by selecting the appropriate options.¾ The oscilloscope the measure button will present options to estimate quantities from the synched waveform.¾ Cycle RMS option computes the RMS value over the first cycle in the waveform, or the first cycle of waveform in the gated region¾ RMS option computes RMS over the full waveform or the entire waveform in the gated region¾ Cycle Mean option computes the arithmetic mean over the first cycle in the waveform, or the first cycle of waveform in the gated region¾ Mean option computes the arithmetic mean over the full waveform or the entire waveform in the gated regionRise, Fall, and Delay Times¾ Press cursor button to use menu for moving bars on to waveform. Use select button to toggle between bar pairs. Read time difference between bars on scope display. t Vout Vin t tdelaytdelaytrisetfall 50%50% 50%50% 90%10%90%10%rise fallLogic Circuit Definitions¾ 5-Volt Positive logic: Logic gate circuitry where a 5V level corresponds to logic 1 and 0V level corresponds to logic 0.¾ Truth Table: Input-output description of gate in terms of logic symbols.¾ VIL: Highest input voltage guaranteed to be accepted as a logic 0.¾ VIH: Lowest input voltage guaranteed to be accepted as a logic 1.¾ VOL: Highest logic-0 output voltage produced (given inputs are consistent with VILand VIH).¾ VOH: Lowest logic-1 output voltage produced (given inputs are consistent with VILand VIH).Problem:¾ Assume VIH= 5V, VIL= 0V, and R = 10kΩ. ¾ Determine logic expression and transfer characteristics.¾ Determine the values of VOLand VOH.Test Circuit A R Vout (A) V1+-V25V LoadD1D2Problem:¾ Assume VIH= 5V, VIL= 0V, and R = 10kΩ. ¾ Determine logic expression and transfer characteristics.¾ Determine the values of VOLand VOH.Test Circuit B RVout (B) V1 +-V2LoadD1D2Problem:¾ Assume VIH= 5V, VIL= 0V, and R = 10kΩ. ¾ Determine logic expression and transfer characteristics.¾ Determine the values of VOLand VOH.Test Circuit C R V1 5V RVout +-V3 V2 (C)Final Notes¾ In writing up multiple procedures, if only a few parameters or steps have changed from a previous one, you can refer to the previous procedure and indicate the new procedure is the same except for …¾ Be sure to respond to all comments and questions in bold type in the Discussion


View Full Document

UK EE 462G - Lab 3 Logic Circuits Using Diodes

Documents in this Course
Load more
Download Lab 3 Logic Circuits Using Diodes
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Lab 3 Logic Circuits Using Diodes and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Lab 3 Logic Circuits Using Diodes 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?