U of U CS 5780 - Memory Interfacing (7 pages)

Previewing pages 1, 2 of 7 page document View the full content.
View Full Document

Memory Interfacing



Previewing pages 1, 2 of actual document.

View the full content.
View Full Document
View Full Document

Memory Interfacing

46 views

Lecture Notes


Pages:
7
School:
University of Utah
Course:
Cs 5780 - Embedded System Design
Embedded System Design Documents

Unformatted text preview:

Introduction ECE CS 5780 6780 Embedded System Design Most embedded systems use only the memory built in to the microcontroller Memory interfacing and bus timing is important to understanding internal microcontroller architecture Chris J Myers Lecture 20 Memory Interfacing Sometimes internal memory insufficient and external memory needed Sometimes external devices are interfaced using memory mapped I O Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 1 41 Chris J Myers Lecture 20 Memory Interfacing Memory Mapped I O Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design Chris J Myers Lecture 20 Memory Interfacing R W 0 1 0 1 2 41 Isolated I O 3 41 Expanded Mode Select 0 0 1 1 ECE CS 5780 6780 Embedded System Design Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 4 41 Multiplexed Address and Data Lines Function Off Off Write Read ECE CS 5780 6780 Embedded System Design 5 41 Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 6 41 Full Address Decoding Address Decoder for 1K RAM at 4000 43FF Slave selected only when slave s address is on the bus Design using the following steps 1 Write specified address using 0 1 X 2 Write equation using all 0s and 1s 0100 00XX XXXX XXXX for 1K RAM at 4000 43FF select 3 A15 A14 A13 A12 A11 A10 Build circuit using gates Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 7 41 Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 8 41 Minimal Cost Address Decoding An Address Decoder for I O Device at 5500 Use don t cares for unspecified addresses to simplify Example 4K RAM Input Output 16K ROM Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 9 41 Chris J Myers Lecture 20 Memory Interfacing An Address Decoder Chris J Myers Lecture 20 Memory Interfacing ECE CS 5780 6780 Embedded System Design 0000 to 0FFF 5000 5001



View Full Document

Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view Memory Interfacing and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Memory Interfacing and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?