DOC PREVIEW
MASON ECE 448 - Introduction to Celoxica DK Design Suite

This preview shows page 1-2-3-4 out of 11 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Lab7demoNew ProjectBuild ConfigurationChange Project SettingChange Project Setting (cont)Slide 6Slide 7Slide 8Slide 9Add Files to ProjectCompile and BuildLab7demoIntroduction to Celoxica DK Design SuiteNew Project•Name new Project “RC10”•Select network location•Select Xilinx Spartan-3/3L chip. OKBuild Configuration•Go to Build->Configurations•Select “Add…” button.•Name new configuration “Lab7demo”, copy from EDIF. Click OK.•Remove all other configurations, except Lab7demo. Close.Change Project Setting•Go to Project->Settings•Select “General” tab•Rename Intermediate files and Output files to “Lab7demo”Change Project Setting (cont)•Select “Preprocessor” tab.•Add “USE_RC10” to definitions.•Add Additional include directories: “C:\Program Files\Celoxica\PDK\Hardware\include”Change Project Setting (cont)•Select “Chip” tab.•Select Device: “xc3s1500l”•Package: fg320•Speed Grade: 4Change Project Setting (cont)•Select “Linker” tab.•Add Object/Library modules: “stdlib.hcl, rc10.hcl, pal_rc10.hcl” and other libraries as needed.•Add Additional Library path: “C:\Program Files\Celoxica\PDK\Hardware\lib”Change Project Setting (cont)•Select “Build commands” tab. Under View: Outputs•Add following command–Lab7demo(Note: Bit file is generated under Lab7demo folder)•Click on OK to save setting.Change Project Setting (cont)•Select “Build commands” tab. Under View: Commands•Add following command in order–cd Lab7demo (Note: this is to change to intermediate working folder)–Edifmake_RC10 RC10 (Note: this command to build RC10 project)–beep (Note: this command beeps at the end of building)Add Files to Project•Add a new file with Project->Add to Project->New->Handle-C•Note: for this demo, right click on RC10 chip and Add file to folder•Choose Display7segment.hcc (download from the web)Compile and Build•Select configuration “Lab7demo”•Click on Compile icon to compile the project. •Click on Build icon to build the project.•Verify Bitstream generation successfully.•Locate RC10.bit file under project folder “../RC10/Lab7demo/”•Run bit


View Full Document

MASON ECE 448 - Introduction to Celoxica DK Design Suite

Documents in this Course
Load more
Download Introduction to Celoxica DK Design Suite
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Introduction to Celoxica DK Design Suite and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Introduction to Celoxica DK Design Suite 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?