DOC PREVIEW
MIT 6 002 - Thevenin/Norton Equivalents & Logic Gates

This preview shows page 1-2 out of 5 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 5 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 -Electronic Circuits Spring 2007 Lab 1: Thevenin/Norton Equivalents & Logic Gates Handout S07-017 Introduction Thc first part of tlic lab cxplorcs thc charactcrization of a nctwork by its Tlicvcnin and Norton cquivalcnts. Tlic scco~id part cxplorcs tlic static bchavior of logic gatcs constructcd with 11-channcl MOSFETs and rcsistors. You should coniplctc tlic prc-lab cxcrciscs in your lab notcbook bcforc conling to lab. Tlicnl carry out thc in-lab cxcrciscs bctwccn Fcbruary 26 and March 2. Aftcr co~nplcting thc in-lab cxcrciscs, havc a TA or LA clicck your work and sign your lab notcbook. Finally, co~nplctc thc post-lab cxcrciscs in your lab notcbook, and turn in your lab notcbook during recitation on Wcdncsday March 7. Pre-Lab Exercises Prc-Lab Excrciscs 1-1 and 1-2 cxplorc tlic cliaractcrization of a nctwork by its Thcvc~iin and Norton cquivalcnts. Prc-Lab Excrciscs 1-3 through 1-5 cxplorc thc static bcliavior of logic gatcs. (1-1) Dctcrnli~ic tlic Thcvcnin and Nortoll cquivalcnts of thc ~ictwork shown in Figurc 1as vicwcd at its port. Figure 1: Sourcc-rcsistor nctwork for Prc-Lab Excrciscs 1-1 and 1-2 (1-2) Evaluatc thc Thcvcnin and Norton cquiwlc~its of thc nctwork for tlic following wlucs: V = 5 V;RI=50 Sl; R2= 2.2 k0; R3= 1.5 k0. (1-3) Figurc 2 shows a NOT gatc, a NOR gatc, and a NAND gatc constructcd from n-channcl MOSFETs and 1 k0 rcsistors. Thc figurc also shows a switch-rcsistor lnodcl for thc n-cha~i~icl for all thrcc gatcs. In MOSFET. Using tlic switch-rcsistor niodcl, colnputc vou~ doing so. considcr all combinations of input voltagcs: an input voltagc may bc cithcr abovc or bclow tlic MOSFET thrcsliold voltagc VT. In cach casc, cvaluatc VOLITassulning Ros-0~= 4 0. Suninlarizc your rcsults for cacli gatc in a tablc. (1-4) Figurc 3 shows a conibinational logic circuit. thc input-output truth tablc for Dctcr~ni~ic this circuit. Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].(1-5) Draw thc circuit diagrani for thc colnbiliational logic circuit shown in Figurc 3 using tlic gatcs shown in Figurc 2. I NOT I NOR I 15V Gate I 1k I MOSFET Model I NAND Gate D 1 Open: VG~< VT Closed: v~s> VT G RDS-ON S Figurc 2: A NOT gatc, a NOR. gatc, a NAND gatc, and thc switch-rcsistor MOSFET lnodcl Figurc 3: Conibinational logic circuit for Prc-Lab Excrciscs 1-4 alid 1-5 Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].In-Lab Exercises In-Lab Excrciscs 1-1through 1-3 cxplorc tlic characterization of a nctwork by its Tlicvcnin and Norton cquivalcnts. In-Lab cxcrciscs 1-4 through 1-9 cxplorc tlic static bchavior of logic gatcs. (1-1) Construct thc nctwork shown in Figurc 4. Howcvcr, bcforc co~nlccting tlic signal gc~icrator to thc rc~naiiidcr of thc nctwork, sct its output voltagc to a constant 5 V? and chcck this output with thc multi-nictcr. Thc ~ictwork is tlic samc as thc onc shown in Figurc 1: with thc function gcncrator scrving as both tlic voltagc sourcc and rcsistor R1. Note: The function generator has two modes to compensate for the load impedance- 50 i2 and High Z. Make sure that your function generator is set to the High Zmode. Press [Shift] and then [Enter] to get to the menus. Using the dial, switch to menu D, the SYS MENU. Next press the down arrow twice. Use the dial to switch to HIGH 2. Then press [Enter] to save. I u L------A Signal Generator Figurc 4: Expcri~nc~ital sourcc-rcsistor nctwork. (1-2) Mcasurc thc opcml-circuit voltagc and short-circuit currcnt of tlic nctwork with thc multi- nictcr. Notc that thc multi-mctcr is itsclf a ncar opcn circuit wlicn uscd as a voltnictcr, and a ncas short circuit wlicn uscd as an amnictcr. Tlicrcforc, thc dircct connection of thc multi-nictcr across thc port implcnicnts thc propcr mcasurcmcnt in both cascs. Your rcsults fro111 Prc-Lab Excrcisc 1-2 should show that both nicasurcnicmlts arc within thc safc rangc for tlic niulti-mctcr. (1-3) Conncct a rcsistor across thc ~ictwork port and nicasurc thc port voltagc v with tlic multi- nictcr. Do so for resistors liming rcsistanccs of 560 i2. 1k0 and 2.2 k0. (1-4) Construct thc circuit sliown in Figurc 5, wliicli is dcsigncd to nicasurc tlic thrcsliold voltagc of thc MOSFET: tlic MOSFET pin assig~nncnts arc givcli in thc attachcd data shcct. Tlic MOSFET should say 2N7000 on it. Makc surc that you don't accidc~itally rcvcrsc tlic polarity of thc MOSFET. Tlic sourcc sliould bc conncctcd to ground, and thc drain to tlic 1k0 rcsistor. (As cvidcnt from thc MOSFET schcniatic in thc datashcct. notc tliat tlic drain and sourc tcrmi~ials of discrctc MOSFETs arc not symnictric). Usc tlic niulti-mctcr to mcasurc vcs and thc oscilloscopc to mcasurc v~s,and sct thc signal gcncrator to providc a constant output. With vcs at 0 V,v~ssliould bc at 5 V. Gradually incrcasc vcs until v~sstarts to fall. Thc valuc of vcs at which this occurs is VT. (1-5) Bcgi~i~iingwith tlic circuit sliown in Figurc 5, rcniovc thc 1ki2 rcsistor and tlic oscilloscopc from thc MOSFET drain. With vcs at 5 V, nicasurc RDswith thc multi-mnctcr. This rcsistamlcc is Ros-~~for vcs =5 V;notc tliat tlic multi-nictcr supplics a vcry small voltagc whcn uscd as an ohmnictcr. (1-6) Construct tlic NOT gatc from Figurc 2 and conncct its input to a switch and 10ki2 rcsistor Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (http://ocw.mit.edu/), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].Signal Generator ppppp $lkQ "$$$$A I I b~50Q D I G To Oscilloscope I SI b LpppppA I Figurc 5: Circuit to mcasurc VT. as sliown in Figurc 6.For both switch positions, tliat is for both logic input lcvcls to tlic gatc, nicasurc volr~with thc multi-nictcr. A switch pack and a 10 k0 rcsistor array (10k SIP pn.Al03J) liavc bccn clioscn to simplify thc wiring of the switchcs to tlicir associatcd rcsistors. Spccifically, tlic switch pack can bc placed in the protoboard so that olic


View Full Document

MIT 6 002 - Thevenin/Norton Equivalents & Logic Gates

Documents in this Course
Quiz 2

Quiz 2

8 pages

Quiz 1

Quiz 1

14 pages

Quiz 1

Quiz 1

11 pages

Quiz 1

Quiz 1

10 pages

Quiz #2

Quiz #2

11 pages

Quiz 2

Quiz 2

16 pages

Quiz 2

Quiz 2

11 pages

Quiz #1

Quiz #1

26 pages

Quiz 1

Quiz 1

10 pages

Load more
Download Thevenin/Norton Equivalents & Logic Gates
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Thevenin/Norton Equivalents & Logic Gates and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Thevenin/Norton Equivalents & Logic Gates 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?