DOC PREVIEW
UCD EEC 118 - CMOS Hex Buffer/Converters

This preview shows page 1-2-3-4-5-6 out of 19 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 19 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

1CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.Copyright © 2004, Texas Instruments IncorporatedData sheet acquired from Harris SemiconductorSCHS046ICD4049UB, CD4050BCMOS Hex Buffer/ConvertersThe CD4049UB and CD4050B devices are inverting andnon-inverting hex buffers, respectively, and feature logic-level conversion using only one supply voltage (VCC). Theinput-signal high level (VIH) can exceed the VCC supplyvoltage when these devices are used for logic-levelconversions. These devices are intended for use as CMOSto DTL/TTL converters and can drive directly two DTL/TTLloads. (VCC = 5V, VOL≤ 0.4V, and IOL≥ 3.3mA.)The CD4049UB and CD4050B are designated asreplacements for CD4009UB and CD4010B, respectively.Because the CD4049UB and CD4050B require only onepower supply, they are preferred over the CD4009UB andCD4010B and should be used in place of the CD4009UBand CD4010B in all inverter, current driver, or logic-levelconversion applications. In these applications theCD4049UB and CD4050B are pin compatible with theCD4009UB and CD4010B respectively, and can besubstituted for these devices in existing as well as in newdesigns. Terminal No. 16 is not connected internally on theCD4049UB or CD4050B, therefore, connection to thisterminal is of no consequence to circuit operation. Forapplications not requiring high sink-current or voltageconversion, the CD4069UB Hex Inverter is recommended.Features• CD4049UB Inverting• CD4050B Non-Inverting• High Sink Current for Driving 2 TTL Loads• High-To-Low Level Logic Conversion• 100% Tested for Quiescent Current at 20V• Maximum Input Current of 1µA at 18V Over Full PackageTemperature Range; 100nA at 18V and 25oC• 5V, 10V and 15V Parametric RatingsApplications• CMOS to DTL/TTL Hex Converter• CMOS Current “Sink” or “Source” Driver• CMOS High-To-Low Logic Level ConverterPinoutsOrdering InformationPART NUMBERTEMP.RANGE (oC) PACKAGECD4049UBF3A -55 to 125 16 Ld CERDIPCD4050BF3A -55 to 125 16 Ld CERDIPCD4049UBD -55 to 125 16 Ld SOICCD4049UBDR -55 to 125 16 Ld SOICCD4049UBDT -55 to 125 16 Ld SOICCD4049UBDW -55 to 125 16 Ld SOICCD4049UBDWR -55 to 125 16 Ld SOICCD4049UBE -55 to 125 16 Ld PDIPCD4049UBNSR -55 to 125 16 Ld SOPCD4049UBPW -55 to 125 16 Ld TSSOPCD4049UBPWR -55 to 125 16 Ld TSSOPCD4050BD -55 to 125 16 Ld SOICCD4050BDR -55 to 125 16 Ld SOICCD4050UBDT -55 to 125 16 Ld SOICCD4050BDW -55 to 125 16 Ld SOICCD4050BDWR -55 to 125 16 Ld SOICCD4050BE -55 to 125 16 Ld PDIPCD4050NSR -55 to 125 16 Ld SOPCD4050BPW -55 to 125 16 Ld TSSOPCD4050BPWR -55 to 125 16 Ld TSSOPNOTE: When ordering, use the entire part number. The suffix R denotes tapeand reel. The suffix T denotes a small-quantity reel of 250.CD4049UB (PDIP, CERDIP, SOIC, SOP, TSSOP)TOP VIEWCD4050B (PDIP, CERDIP, SOIC, SOP)TOP VIEW14151691312111012345768VCCG = AAH =BBI =CVSSCNCFNCK =EEJ =DDL =F14151691312111012345768VCCG = AAH = BBI = CVSSCNCFNCK = EEJ = DDL = FAugust 1998 - Revised May 2004[ /Title(CD4049UB,CD4050B)/Sub-ject(CMOS HexBuffer/Con-verters)/Author ()/Key-words(HarrisSemi-con-ductor,CD4000,metalgate,CMOS2Functional Block DiagramsCD4049UB CD4050B32AG =A54BH =B76CI =C910DJ =D11 12EK =E14 15FL =F18VCCVSSNC = 13NC = 1632A G = A54B H = B76C I = C910D J = D11 12E K = E14 15F L = F18VCCVSSNC = 13NC = 16Schematic DiagramsFIGURE 1A. SCHEMATIC DIAGRAM OF CD4049UB, 1 OF 6IDENTICAL UNITSFIGURE 1B. SCHEMATIC DIAGRAM OF CD4050B, 1 OF 6IDENTICAL UNITSVCCOUTVSSPNRINPNRINVCCOUTVSSPNCD4049UB, CD4050B3Absolute Maximum Ratings Thermal InformationSupply Voltage (V+ to V-). . . . . . . . . . . . . . . . . . . . . . . -0.5V to 20VDC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . . ±10mAOperating ConditionsTemperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oCPackage Thermal Impedance, θJA (see Note1):E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67oC/WD (SOIC) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73oC/WDW (SOIC) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57oC/WNS (SOP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64oC/WPW (TSSOP) Package. . . . . . . . . . . . . . . . . . . . . . . . . . 108oC/WMaximum Junction Temperature (Plastic Package). . . . . . . . .150oCMaximum Storage Temperature Range. . . . . . . . . . . 65oC to 150oCMaximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .265oCSOIC - Lead Tips OnlyCAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of thedevice at these or any other conditions above those indicated in the operational sections of this specification is not implied.NOTE:1. The package thermal impedance is calculated in accordance with JESD 51-7.DC Electrical SpecificationsPARAMETERTEST CONDITIONSLIMITS AT INDICATED TEMPERATURE (oC)UNITS-55 -40 85 12525VO(V)VIN(V) VCC (V) MIN TYP MAXQuiescent Device CurrentIDD (Max)- 0,5 5 1 1 30 30 - 0.02 1 µA- 0,10 10 2 2 60 60 - 0.02 2 µA- 0,15 15 4 4 120 120 - 0.02 4 µA- 0,20 20 20 20 600 600 - 0.04 20 µAOutput Low (Sink) CurrentIOL (Min)0.4 0,5 4.5 3.3 3.1 2.1 1.8 2.6 5.2 - mA0.4 0,5 5 4 3.8 2.9 2.4 3.2 6.4 - mA0.5 0,10 10 10 9.6 6.6 5.6 8 16 - mA1.5 0,15 15 26 25 20 18 24 48 - mAOutput High (Source) CurrentIOH (Min)4.6 0,5 5 -0.81 -0.73 -0.58 -0.48 -0.65 -1.2 - mA2.5 0,5 5 -2.6 -2.4 -1.9 -1.55 -2.1 -3.9 - mA9.5 0,10 10 -2.0 -1.8 -1.35 -1.18 -1.65 -3.0 - mA13.5 0,15 15 -5.2 -4.8 -3.5 -3.1 -4.3 -8.0 - mAOut Voltage Low LevelVOL (Max)- 0,5 5 0.05 0.05 0.05 0.05 - 0 0.05 V- 0,10 10 0.05 0.05 0.05 0.05 - 0 0.05 V- 0,15 15 0.05 0.05 0.05 0.05 - 0 0.05 VOutput Voltage High LevelVOH (Min)- 0,5 5 4.95 4.95 4.95 4.95 4.95 5 - V- 0,10 10 9.95 9.95 9.95 9.95 9.95 10 - V- 0,15 15 14.95 14.95 14.95 14.95 14.95 15 - VInput Low Voltage, VIL (Max)CD4049UB4.5 - 5 1 1 1 1 - - 1 V9 - 102222- -2 V13.5 - 15 2.5 2.5 2.5 2.5 - - 2.5 VInput Low Voltage, VIL (Max)CD4050B0.5 - 5 1.5 1.5 1.5 1.5 - - 1.5 V1 - 103333- -3 V1.5 - 15 4 4 4 4 - - 4 VCD4049UB, CD4050B4Input High Voltage, VIH MinCD4049UB0.5 - 5 44444- - V1 - 1088888- - V1.5 - 15 12.5 12.5 12.5 12.5 12.5 - - VInput High Voltage, VIH MinCD4050B4.5 - 5 3.5 3.5 3.5 3.5 3.5 - - V9 - 1077777- - V13.5 - 15 11 11 11 11 11 - - VInput Current, IIN Max - 0,18 18 ±0.1 ±0.1 ±1 ±1-±10-5±0.1 µADC Electrical Specifications (Continued)PARAMETERTEST CONDITIONSLIMITS AT


View Full Document

UCD EEC 118 - CMOS Hex Buffer/Converters

Download CMOS Hex Buffer/Converters
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view CMOS Hex Buffer/Converters and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view CMOS Hex Buffer/Converters 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?