Unformatted text preview:

EECE 276 – Embedded SystemsHC12 Interfaces 1EECE 276Embedded SystemsHC 12 Overview: Interface devicesICE/LAN debugging toolsEECE 276 – Embedded SystemsHC12 Interfaces 2HC12 InterfacesO 9S12DP256: Complex HC12 system» HC12 here means: 9S12DP256O On-chip memory» EEPROM (4K)»RAM (12K)» Flash (256K)- tricky to accessO Various operating modes (see ref. guide)EECE 276 – Embedded SystemsHC12 Interfaces 3HC12 InterfacesO Enhance Capture Timer» Similar to HC11 timer unit: – Input capture, output compare, pulse accumulatorO Serial Communication Interface» DUART – Asynchronous (w/o clock line)O Serial Peripheral Interface» Synchronous, serial portO Inter-IC Bus» 2-wire, bidirectional serial bus (100KBPS)EECE 276 – Embedded SystemsHC12 Interfaces 4HC12 InterfacesO Motorola Scalable Controller Area Network (CAN)» CAN is a serial bus/protocol, widely used in automotive manufacturing» Data rates up to 1Mbps» MSCAN is an implementation of itO Analog to Digital Converter» 8/10 bit S/A converterO Byte Data Link module» SAE J1850 serial communication protocolO BDM: Background Debug Module» HW Support for debugging another device (aka mini-ICE)O BKP: Breakpoint Module» HW support for breakpointsEECE 276 – Embedded SystemsHC12 Interfaces 5Development tools: LANLogic Analyzer» Multi-channel digital scope» Connected to the bus signals of a micro system» Samples and stores signal state in memory» Logic analysis:– Timing analysis: sampling signals according to an external (asynchronous) clock– State analysis: sampling is triggered by an internal event (e.g. E-clock on 68HC11)» Display: – Timing diagram, Hex address/data, InstructionsEECE 276 – Embedded SystemsHC12 Interfaces 6Development tools: LANLogic Analyzer» HP 1650A: 80 channels, 100 MSamples/sec, 1kbit/channel storage» Qualification/triggering: Sample only when needed– When a certain combination appears on Address/Data bus lines (‘don’t-care’-s allowed)– Trigger based on previous or simultaneous events– Chained conditions (“sequence levels”)– Prestore: (e.g. store instructions to determine which has modified a memory location)– Cross triggering: O State analysis – triggers-> Timing analysisEECE 276 – Embedded SystemsHC12 Interfaces 7Development tools: ICEIn-Circuit EmulatorMP BoardSOCKICECPUCPU Hardware Emulator»It emulates in HW what the CPU is doing» PC is used to control the emulation processEECE 276 – Embedded SystemsHC12 Interfaces 8Development tools: ICEMetaLink ICE Services: Define/configure memory (address, size, type) Download program, take snapshot of memory Execute code, control code execution Breakpoints on: Code, write access, write protect violation Trace buffer: stores executed instructions Search for frames in Trace Buffer Complex breakpoints: Logic functions over address (bits), opcode values, etc. Symbolic debugging support (ASM, C) Performance analyzer:  Where does the program spend its time? Raw data on signals (waveforms) Direct manipulation of CPU


View Full Document

VANDERBILT EECE 276 - Lecture Notes

Download Lecture Notes
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Lecture Notes and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Lecture Notes 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?