DOC PREVIEW
SJSU EE 166 - 4BIT SERIAL TO PARALLEL CONVERTER

This preview shows page 1-2-3-4 out of 11 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 11 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

San Jose State University Department of Electrical Engineering December 11 Fall 2001OutlineIntroductionSPECIFICATIONDESIGN PRINCIPLEGate-level schematicParameters4bit serial to parallel converterMask LayoutSimulated I/O waveformsConclusionSan Jose State UniversitySan Jose State UniversityDepartment of Electrical EngineeringDepartment of Electrical EngineeringDecember 11 Fall 2001December 11 Fall 2001 EE 166 PROJECTEE 166 PROJECTProf. David ParentProf. David ParentGroup MembersGroup MembersKhanh Quan, Thy tran, Yan Wang ,Cecilia CheungKhanh Quan, Thy tran, Yan Wang ,Cecilia Cheung4BIT SERIAL TO PARALLEL CONVERTEROutlineOutline•Introduction•Specifications•Design Principle •Results •ConclusionIntroductionIntroductionFunctionality:Functionality:Input a serial data streamInput a serial data streamOutput a 4 bit parallel bit streamOutput a 4 bit parallel bit streamApplications:Applications:Serial to parallel converter Serial to parallel converterSPECIFICATIONSPECIFICATIONDesign challengesDesign challengesMinimize clock skewMinimize clock skewWorst case power used < 500 mWWorst case power used < 500 mWV switching TH=2.5 VV switching TH=2.5 VArea < 1800 um x 1800 umArea < 1800 um x 1800 umAble to drive a 10pF load at 10MhzAble to drive a 10pF load at 10MhzDESIGN PRINCIPLEDESIGN PRINCIPLEDesign block diagramDesign block diagramGate-level schematicGate-level schematicParametersParametersInverter: Wn=4um Wp=9.6umInverter: Wn=4um Wp=9.6umNand_2: Wn=4um Wp=4umNand_2: Wn=4um Wp=4umNand_3: Wn=8 Wp=4umNand_3: Wn=8 Wp=4umOutput Buffer:Output Buffer:11stst stage: Wn=4um Wp=9.6um stage: Wn=4um Wp=9.6um22ndnd stage: Wn=12.8um Wp=30.8um stage: Wn=12.8um Wp=30.8um33rdrd stage: Wn=46.6 Wp=99.6um stage: Wn=46.6 Wp=99.6um44thth stage: Wn=133.6um Wp=320.6um stage: Wn=133.6um Wp=320.6um4bit serial to parallel 4bit serial to parallel converterconverterMask LayoutMask LayoutSimulated I/O waveformsSimulated I/O waveformsConclusionConclusionAchievements:Achievements:Problems:Problems:Reasonable area Reasonable area Vth= 2.42VVth=


View Full Document

SJSU EE 166 - 4BIT SERIAL TO PARALLEL CONVERTER

Download 4BIT SERIAL TO PARALLEL CONVERTER
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view 4BIT SERIAL TO PARALLEL CONVERTER and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view 4BIT SERIAL TO PARALLEL CONVERTER 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?