DOC PREVIEW
Berkeley COMPSCI 150 - Virtex-5 FPGA Data Sheet

This preview shows page 1-2-3-4-5-6-42-43-44-45-46-47-86-87-88-89-90-91 out of 91 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 91 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

Virtex-5 FPGA Data Sheet: DC and Switching CharacteristicsVirtex-5 FPGA Electrical CharacteristicsVirtex-5 FPGA DC CharacteristicsImportant NotePower-On Power Supply RequirementsSelectIO™ DC Input and Output LevelsHT DC Specifications (HT_25)LVDS DC Specifications (LVDS_25)Extended LVDS DC Specifications (LVDSEXT_25)LVPECL DC Specifications (LVPECL_25)PowerPC 440 Switching CharacteristicsGTP_DUAL Tile SpecificationsGTP_DUAL Tile DC CharacteristicsGTP_DUAL Tile DC Input and Output LevelsGTP_DUAL Tile Switching CharacteristicsGTX_DUAL Tile SpecificationsGTX_DUAL Tile DC CharacteristicsGTX_DUAL Tile DC Input and Output LevelsGTX_DUAL Tile Switching CharacteristicsCRC Block Switching CharacteristicsEthernet MAC Switching CharacteristicsEndpoint Block for PCI Express Designs Switching CharacteristicsSystem Monitor Analog-to-Digital Converter SpecificationPerformance CharacteristicsSwitching CharacteristicsTesting of Switching CharacteristicsProduction Silicon and ISE Software StatusIOB Pad Input/Output/3-State Switching CharacteristicsI/O Standard Adjustment Measurement MethodologyInput Delay MeasurementsOutput Delay MeasurementsInput/Output Logic Switching CharacteristicsInput Serializer/Deserializer Switching CharacteristicsOutput Serializer/Deserializer Switching CharacteristicsInput/Output Delay Switching CharacteristicsCLB Switching CharacteristicsCLB Distributed RAM Switching Characteristics (SLICEM Only)CLB Shift Register Switching Characteristics (SLICEM Only)Block RAM and FIFO Switching CharacteristicsDSP48E Switching CharacteristicsConfiguration Switching CharacteristicsClock Buffers and NetworksPLL Switching CharacteristicsDCM Switching CharacteristicsOutput Clock JitterOutput Clock Phase AlignmentVirtex-5 Device Pin-to-Pin Output Parameter GuidelinesVirtex-5 Device Pin-to-Pin Input Parameter GuidelinesSource-Synchronous Switching CharacteristicsRevision HistoryNotice of DisclaimerDS202 (v5.2) June 25, 2009 www.xilinx.comProduct Specification 1© 2006–2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PowerPC is a trademark of IBM Corp. and is used under license. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.Virtex-5 FPGA Electrical CharacteristicsVirtex®-5 FPGAs are available in -3, -2, -1 speed grades, with -3 having the highest performance. Virtex-5 FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.This Virtex-5 FPGA data sheet, part of an overall set of documentation on the Virtex-5 family of FPGAs, is available on the Xilinx website:• Virtex-5 Family Overview• Virtex-5 FPGA User Guide• Virtex-5 FPGA Configuration Guide• Virtex-5 FPGA XtremeDSP™ Design Considerations• Virtex-5 FPGA Packaging and Pinout Specification• Embedded Processor Block in Virtex-5 FPGAs Reference Guide• Virtex-5 FPGA RocketIO™ GTP Transceiver User Guide• Virtex-5 FPGA RocketIO GTX Transceiver User Guide• Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC User Guide• Virtex-5 FPGA Integrated Endpoint Block User Guide for PCI Express® Designs• Virtex-5 FPGA System Monitor User Guide• Virtex-5 FPGA PCB Designer’s GuideAll specifications are subject to change without notice.Virtex-5 FPGA DC Characteristics 0Virtex-5 FPGA Data Sheet:DC and Switching CharacteristicsDS202 (v5.2) June 25, 200900Product SpecificationTable 1: Absolute Maximum RatingsSymbol Description UnitsVCCINTInternal supply voltage relative to GND –0.5 to 1.1 VVCCAUXAuxiliary supply voltage relative to GND –0.5 to 3.0 VVCCOOutput drivers supply voltage relative to GND –0.5 to 3.75 VVBATTKey memory battery backup supply –0.5 to 4.05 VVREFInput reference voltage –0.5 to 3.75 VVIN(3)3.3V I/O input voltage relative to GND(4) (user and dedicated I/Os) –0.75 to 4.05 V3.3V I/O input voltage relative to GND (restricted to maximum of 100 user I/Os)(5)–0.95 to 4.4 (Commercial Temperature)V–0.85 to 4.3(Industrial Temperature)2.5V or below I/O input voltage relative to GND (user and dedicated I/Os) –0.75 to VCCO+0.5 VIINCurrent applied to an I/O pin, powered or unpowered ±100 mATotal current applied to all I/O pins, powered or unpowered ±100 mAVTSVoltage applied to 3-state 3.3V output(4) (user and dedicated I/Os) –0.75 to 4.05 VVoltage applied to 3-state 2.5V or below output (user and dedicated I/Os) –0.75 to VCCO+0.5 VTSTGStorage temperature (ambient) –65 to 150 °CTSOLMaximum soldering temperature(2)+220°CTJMaximum junction temperature(2)+125 °CNotes: 1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.2. For soldering guidelines, refer to UG112: Device Package User Guide. For thermal considerations, refer to UG195: Virtex-5 FPGA Packaging and Pinout Specification on the Xilinx website.3. 3.3V I/O absolute maximum limit applied to DC and AC signals. 4. For 3.3V I/O operation, refer to UG190: Virtex-5 FPGA User Guide, Chapter 6, 3.3V I/O Design Guidelines.5.For more flexibility in specific designs, a maximum of 100 user I/Os can be stressed beyond the normal specification for no more than 20% of a data period.Virtex-5 FPGA Data Sheet: DC and Switching CharacteristicsDS202 (v5.2) June 25, 2009 www.xilinx.comProduct Specification 2 Table 2: Recommended Operating ConditionsSymbol Description Temperature Range Min Max UnitsVCCINTInternal supply voltage relative to GND, TJ=0° C to +85° C Commercial 0.95 1.05 VInternal supply voltage relative to GND, TJ=–40° C to +100° C


View Full Document

Berkeley COMPSCI 150 - Virtex-5 FPGA Data Sheet

Documents in this Course
Lab 2

Lab 2

9 pages

Debugging

Debugging

28 pages

Lab 1

Lab 1

15 pages

Memory

Memory

13 pages

Lecture 7

Lecture 7

11 pages

SPDIF

SPDIF

18 pages

Memory

Memory

27 pages

Exam III

Exam III

15 pages

Quiz

Quiz

6 pages

Problem

Problem

3 pages

Memory

Memory

26 pages

Lab 1

Lab 1

9 pages

Memory

Memory

5 pages

Load more
Download Virtex-5 FPGA Data Sheet
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Virtex-5 FPGA Data Sheet and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Virtex-5 FPGA Data Sheet 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?