DOC PREVIEW
UE EE 254 - EE254 TEST 1 SAMPLE

This preview shows page 1 out of 2 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

EE254 TEST 1 SAMPLE 1. The combinational logic circuit below is used in the warp drive of a Star Ship.Write the expression for F and then use Demorgan’s Law to express F so that theinversion sign does not cross an AND or an OR operator. Show all work. 2. Given the Truth Table below with the K-map to the right. Fill in the K-map and write the minimum expression for F and draw the logic diagram using AND’S , OR’S, and NOT’S.A B C F0 0 0 1 BC0 0 1 1 00 01 11 100 1 0 0 A 00 1 1 0 11 0 0 01 0 1 11 1 0 11 1 1 03. Given the Truth Table below with the K-map to the right. Fill in the K-map, writethe minimum expression for F and draw the logic diagram using only 2-input NAND gates.A B C F0 0 0 1 BC0 0 1 1 00 01 11 100 1 0 0 A 00 1 1 0 11 0 0 11 0 1 11 1 0 01 1 1 04. Convert each of the following numbers to the base indicated by the subscript.A) 24.7510 = ___________________ 2 B) 0.1112 = ____________________10C) 7738 = ___________________ 2 D) 0F9F16 = ___________________ 2 5. A logic circuit that has two single bit inputs and two single bit outputs is shown below: Draw the combinational logic diagram so that X = 1 if and only if A0 is less than B0 (1 is greater than 0) and Y = 1 if and only if A0 is not B0.6. Given the logic circuit below: What is the state of F when the 2 bit number B1 B0 is equal to the 2 bit number A1 A0 Construct a truth table to prove you are right.7. Minimize the logic and draw a circuit diagram for the function described by the K-map below. Use only 2-input NAND gates. X is a don't care.CDf 00 01 11 1000011XAB 01 1 X X X11 0 X 0 X10 0 1 1 08. Draw a circuit diagram for a two input NAND function constructed with only NOR


View Full Document

UE EE 254 - EE254 TEST 1 SAMPLE

Documents in this Course
Load more
Download EE254 TEST 1 SAMPLE
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view EE254 TEST 1 SAMPLE and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view EE254 TEST 1 SAMPLE 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?