DOC PREVIEW
UW-Madison ECE 734 - A Reconfigurable FPGA Architecture for DSP Transforms

This preview shows page 1-2-3-4-5-6 out of 18 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 18 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

A Reconfigurable FPGA Architecture for DSP TransformsOUTLINEMotivationNeed for Reconfigurable ArchitectureAREA & POWERSlide 6Discrete Gabor TransformDiscrete Convolution2-D Fourier TransformConvolution OperationConvolution Operation (Contd.)Imaginary Radix RepresentationConvolution Operation (using Complex Representation)Convolution using Complex Representation - Communication GraphGabor Transform Communication GraphReconfigurationWork so farCONCLUSIONA Reconfigurable FPGA Architecture for DSP TransformsSubramanian Rama Vishnu VijayaraghavanOUTLINEMotivationReconfigurable FPGA’sDSP Transforms, Breakdown & ApplicationsCommunication Graphs& Proposed ArchitectureImaginary Radix Complex MultiplicationAccomplished WorkConclusionMotivation Dedicated VLSI Architectures for Orthogonal Transforms – FFT, DCT, Convolution, CorrelationDedicated VLSI Architectures for Non- Orthogonal Transforms – Gabor, WaveletNot many Architectures for Both – Current Day Applications like Handhelds, Mobile Phones, etc. require such DSP capabilitiesNeed for Reconfigurable ArchitectureMultiple Orthogonal & Non-Orthogonal Transforms can be broken down to a basic set of Building blocks (DCT,DST, multipliers and Adders)Handheld devices don’t require much Multiprocessing – No need to waste hardwareIncreased Fault-Tolerance By Reconfiguration and RedundancyAREA & POWERINCREASING PROMINENCE OF PORTABLE SYSTEMSCell PhonesPersonal Digital AssistantsTablet PC’sNeed for Low Power & AreaBattery Technology not kept pace with Semiconductor TechnologyBATTERY(40+ lbs)DISCRETE FOURIER TRANSFORMAPPLICATIONS:Image Processing Orthogonal Frequency Division MultiplexingTraditional DFTBreakdown of 2D DFTBreakdown of 1D DFTDiscrete Gabor TransformGabor Transform and CoefficientsBreakdownApplicationsSpeech Processing / Voice RecognitionImage CompressionDiscrete ConvolutionApplicationsImage ManipulationSound Processing2-D Fourier TransformConvolution OperationConvolution Operation (Contd.)Computational complexity:2 DCT, 2 DST,4 real multiplications and 2 real additionsImaginary Radix RepresentationA imaginary number system, Donald Knuth, Communications of the ACM Concept:a + ib = A – Interleave both real and Imaginary parts# of multiplications get reduced to onePreserve Interleaving even during multiplicationRequires slight modifications in multiplier design (one reason for migrating to FPGA)Convolution Operation (using Complex Representation)Computational complexity:2 DCT, 2 DST,1 complex multiplication (same as real multiplication methodology)Convolution using Complex Representation - Communication GraphGabor Transform Communication GraphReconfigurationWork so far Design & Synthesis of Basic Building BlocksDCTDSTParallel Array MultiplierReconfiguration UnitPartial IntegrationWork to be done:Complete IntegrationFunctional Correctness CheckCONCLUSIONNeed for multiple transforms on same chipMobile devices, HandheldsNot much multiprocessing requiredUse of Reconfigurable FPGA’s ReducesAREAIncreasesFunctionalityFault


View Full Document

UW-Madison ECE 734 - A Reconfigurable FPGA Architecture for DSP Transforms

Documents in this Course
Load more
Download A Reconfigurable FPGA Architecture for DSP Transforms
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view A Reconfigurable FPGA Architecture for DSP Transforms and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view A Reconfigurable FPGA Architecture for DSP Transforms 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?