DOC PREVIEW
AUBURN ELEC 7250 - Syllabus

This preview shows page 1 out of 2 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

ELEC 7250 – VLSI Testing (Spring 2004)Place and Time: Broun 235, Tuesday/Thursday, 12:30-1:45PMCatalog data: ELEC 7250. VLSI Testing (3) Lec. 3. Pr., ELEC 6770. Introduction to VLSI testing, test process and automatic test equipment, test economics and product quality, test economics, fault modeling, logic and fault simulation, testability measures, combinational and sequential circuit test generation, memory test, analog test, delay test, IDDQ test, design for testability, built-in self-test, boundary scan, analog test bus, system test and core test.Textbook: Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits, Michael L Bushnell and Vishwani D. Agrawal, Boston: Kluwer Academic Publishers, 2000.References: Listed in Appendix C of the textbook. Coordinator: Vishwani D. Agrawal, James J. Danaher Professor of Electrical and Computer Engineering Prerequisites by topic: 1. Basic switching theory 2. Basic digital VLSI designTopics: 1. Introduction (1 class)2. Test process and ATE (2 classes)3. Test economics (1 class)4. Yield Analysis and product quality (1 class)5. Fault modeling (2 classes) 6. Logic simulation (1 class)7. Fault simulation (1 class)8. Testability measures (2 classes)9. Combinational ATPG (4 classes)10. Sequential ATPG (3 classes)11. Memory test (4 classes)12. Analog circuit test (4 classes)13. Delay test (2 classes)14. IDDQ testing (1 class)15. Design for testability (3 classes)16. Built-in self-test (3 classes)17. Boundary scan (2 classes)18. Analog test bus (1 class)19. System test and core test (2 classes)Typical methods for evaluating student performance: Homework 30%Term paper (6 pages) 10%Class presentation (15 minutes) 10%Final exam 25% Project 25% Laboratory projects (including major items of equipment and instrumentation used): None Class attendance: Class attendance and its effect on course grade is the prerogative of the individual instructor and will be part of the course outline and announced the first day of class. Policy on unannounced quizzes: Unannounced quizzes and their effect on course grade are the prerogative of the individual instructor and will be part of the course outline and announced the first day of class. Students who need special accommodations should make an appointment to discuss their needs as soon as possible. Prepared by: Vishwani D. Agrawal Date: December 19,


View Full Document

AUBURN ELEC 7250 - Syllabus

Download Syllabus
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Syllabus and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Syllabus 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?