DOC PREVIEW
MASON ECE 646 - Area efficient Hardware Implementation of IDEA

This preview shows page 1-2-14-15-30-31 out of 31 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 31 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

ECE 646 Cryptography and Computer Network Security ECE 646 Cryptography and Computer Network Security OutlineECE 646 Cryptography and Computer Network Security SpecificationsECE 646 Cryptography and Computer Network Security SpecificationsECE 646 Cryptography and Computer Network Security SpecificationsECE 646 Cryptography and Computer Network Security IDEA OVERVIEWECE 646 Cryptography and Computer Network Security IDEA OVERVIEWECE 646 Cryptography and Computer Network Security IDEA OVERVIEWECE 646 Cryptography and Computer Network Security BUILDING BLOCKSECE 646 Cryptography and Computer Network Security BUILDING BLOCKSECE 646 Cryptography and Computer Network Security BUILDING BLOCKSECE 646 Cryptography and Computer Network Security ARCHITECTURE/DESIGNECE 646 Cryptography and Computer Network Security ECE 646 Cryptography and Computer Network Security IDEA ROUNDECE 646 Cryptography and Computer Network Security CONTROL LOGIC FSMECE 646 Cryptography and Computer Network Security CONTROL LOGICECE 646 Cryptography and Computer Network Security CONTROL LOGICECE 646 Cryptography and Computer Network Security IDEA CONTROLECE 646 Cryptography and Computer Network Security SUBKEY GENERATORECE 646 Cryptography and Computer Network Security IDEAECE 646 Cryptography and Computer Network Security IDEAECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network SecurityECE 646 Cryptography and Computer Network Security“Area efficient Hardware Implementation of IDEA”12/12/03ECE 646 Cryptography and Computer Network SecurityOutline • Specifications• IDEA Overview• Building Blocks• Architecture/Design• Verification/Synthesis• Results/Conclusion•Q &AECE 646 Cryptography and Computer Network SecuritySpecifications 1. Design Entry• RTL design in Verilog HDL• Verification: Verilog HDL, C, DAI SignalScan• Logic Synthesis: Synopsys Design Analyzer• LSI_10K Library 2. I/O SpecificationInputs: 1. A 64-bit plaintext block2. A 128-bit keyOutput:1. A 64-bit ciphertextECE 646 Cryptography and Computer Network SecuritySpecifications 64 bit plaintextIDEA128 bit key64 bit ciphertextECE 646 Cryptography and Computer Network SecuritySpecifications WeekOct 1Oct 8Oct 15Oct 22Oct 29Nov 5Nov12Nov19Nov26Dec3Dec10Define Project -Finalize Specs.Specification - Report SubmitImplementation SubblocksVerification of SubblocksTestbench+SimulationImplementation of Top moduleVerification of Top ModuleTestbench+SimulationSynthesis script Development+Logical SynthesisOptimization by applying different methodsProject ReportProject PresentationECE 646 Cryptography and Computer Network Security IDEA OVERVIEWECE 646 Cryptography and Computer Network Security IDEA OVERVIEW• Three algebraic operations are applied-XOR- Addition modulo 216- Multiplication modulo 216• All operations operate on 16-bit sub-blocks• Eight total rounds+1 output transformationECE 646 Cryptography and Computer Network Security IDEA OVERVIEW• Hardware implementations faster than software counterparts• Employ “Parallelism”• A bit parallel approach faster than bit serial approach• Area constraints will have higher priority than timing• 4 modular multiplications / round • Multiplication will take the largest real estateMajor BottleneckECE 646 Cryptography and Computer Network Security BUILDING BLOCKS2n+1 Multiplication Options:• Look-up tables (A)• (n+1)x(n+1) bit multiplier (B)• modulo 2n+1 adders (C)•2n adders using bit-pair recoding (D)ECE 646 Cryptography and Computer Network Security BUILDING BLOCKSArea Throughput Delay RegularityAVery large for Limited by the access times of LUTs (on or off chip)n>8 Limited by the access times of LUTs (on or off chip)Regular layout for the ROM design BSlightly larger than A (One large multiplier+2 adders)Higher than A LargeCritical path includes A multiplier and two adders. Relatively irregularDifferent types of cells are being used CMuch larger than B* Lower than A and B* ModerateCritical path includes a full adder and carry-select half-addersRelatively regularOnly full adder and half-adder cells are laid outDMuch larger than B Highest Moderate Relatively regularECE 646 Cryptography and Computer Network Security BUILDING BLOCKS//the diminished one representations of the inputsassign AD=A-1;assign BD=B-1;//module instantiation//wallace multiplier walmul_16 w1(.A(AD),.B(BD),.C(CD));assign result=CD+AD+BD+1;always @ (result)begin if(result_low<=result_high)C<=(result_low-result_high)+1;elseC<=(result_low-result_high);end Diminished one rep. Wallace Multiplier ab mod 2n+1=(ab mod 2n– ab div 2n) mod 2n+1ECE 646 Cryptography and Computer Network Security ARCHITECTURE/DESIGN IDEA_ROUND MODULE SUBKEYGENERATOR MODULE 96 SELECTPLAINTEXTIN MUX 16 16 16 16ECE 646 Cryptography and Computer Network Security PIPE #1 PIPE #2 PIPE #4 CLK Z1 Z2 Z3 Z4 Z5 Z6 INPUT PIPE #3 IDEA_ROUNDMODULEround_n_1round_n_2round_n_3round_n_4ECE 646 Cryptography and Computer Network SecurityIDEA ROUNDECE 646 Cryptography and Computer Network Security CONTROL LOGIC FSMECE 646 Cryptography and Computer Network Security CONTROL LOGICECE 646 Cryptography and Computer Network Security CONTROL LOGICECE 646 Cryptography and Computer Network SecurityIDEA CONTROLECE 646 Cryptography and Computer Network SecuritySUBKEY GENERATORECE 646 Cryptography and Computer Network SecurityIDEAECE 646 Cryptography and Computer Network SecurityIDEAECE 646 Cryptography and Computer Network SecuritySIMULATION RESULTS PLAINTEXT:000B_000C_000D_000EKEY:0017_0018_0019_001A_001B_001C_001D_001ESUBKEYSECE 646 Cryptography and Computer Network SecuritySIMULATION RESULTSECE 646 Cryptography and Computer Network SecuritySIMULATION RESULTSECE 646 Cryptography and Computer Network SecuritySIMULATION RESULTSCIPHERTEXT: BB19_9265_37A1_BAB9ECE 646 Cryptography and Computer Network SecuritySYNTHESIS HIERARCHY idea_top idea_control idea_round subkey_genmod mulmod addmod xorwal_mul carry_save_addECE 646 Cryptography and Computer Network SecuritySYNTHESIS


View Full Document

MASON ECE 646 - Area efficient Hardware Implementation of IDEA

Documents in this Course
Load more
Download Area efficient Hardware Implementation of IDEA
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Area efficient Hardware Implementation of IDEA and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Area efficient Hardware Implementation of IDEA 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?