View Full Document

New Clock-Gating Techniques for Low-Power Flip-flops



View the full content.
View Full Document
View Full Document

7 views

Unformatted text preview:

New Clock Gating Techniques for Low Power Flip flops A G M Strollo E Napoli D De Caro University of Naples Federico II Department of Electronic and Telecommunication Engineering via Claudio 21 Naples Italy 39 0817683125 Email decaro diesun die unina it successfully applied when a different activation function is generated for each flip flop 6 8 Papers 6 8 show that sensible reduction of power consumption is achieved if flip flop input signal switching activity is sufficiently low In such cases each flip flop includes its own gating logic and hence the introduced overhead must be limited as much as possible In 6 8 the use of a combinatorial gating logic is proposed Unfortunately a correct timing of the flip flop is guaranteed only if the gating logic is sequential As a consequence the solutions proposed in 6 8 need additional effort to avoid timing violations In 8 a subnano pulse generator is used on the clock line while in 6 severe constrains on clock duty cycle are imposed Proposed solutions can be hardly used when reliable operation is needed as in the design of leaf cells since they impose severe timing constrains In this paper two novel low power flip flops will be presented Proposed flip flops use gating techniques to gain low power operation and show no limitation on clock duty cycle The first technique 11 named as Double Gating in the following applies gating technique not to the whole flip flop but separately to the master latch and to the slave latch Although in this way the introduced overhead is doubled it will be shown that significant power dissipation reduction is obtained if input signal switching activity is low The second technique named as NC2MOS Gating in the following uses one only gating logic for the whole flip flop The gating logic is sequential with reduced overhead Operation principle for Double Gating and NC2MOS Gating will be presented in sections II and III Simulation results for flipflops designed up to the layout level will be presented



Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view New Clock-Gating Techniques for Low-Power Flip-flops and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view New Clock-Gating Techniques for Low-Power Flip-flops and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?