DOC PREVIEW
UW-Madison ECE 353 - ECE 353 Week 13 Notes

This preview shows page 1-2-24-25 out of 25 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 25 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

ECE 353 Introduction to Microprocessor SystemsAdministrationQuiz #3 DataTopicsSerial I/O ConceptsSerial Communications Concepts - Morse CodeAsynchronous vs. SynchronousAsynchronous Data TransferUARTsUART InterruptsCircular BufferingRS-232Flow ControlADuC7026 Serial PeripheralsADuC7026 UARTADuC7026 SPI PortADuC7026 I2C PortsAsynchronous Communications - RS232 FramingSynchronous CommunicationsClock RecoverySerial Communications StandardsRS-232 ConnectorsRS-232 Signal LevelsMAX221Basic UART ConstructionECE 353Introduction to Microprocessor SystemsMichael SchulteWeek 13AdministrationHomework #6 due Friday, May 9thReading for week 13 (serial I/O)Textbook Chapter 10ADUC p. 62-71Supplement #4 (Learn@UW)Final exam on Saturday, May 17th from 7:45am to 9:45am in 3418 EHCumulative exam covering Modules 1-6 + Serial I/O (week 13)Review this FridayQuiz #3 returnedQuiz #3 DataHigh: 92%, Low: 66.5%Avg: 79%, Median: 80%Grade Breakdown for Quiz #385-100 A80-84.9 AB75-79.9 B70-74.9 BC65-69.9 CTopicsSerial I/OSerial data transfer concepts Asynchronous and synchronous transfersUARTsUART InterruptsCircular bufferingRS-232 and flow control ADuC7026 Serial PeripheralsUARTSPII2CSerial I/O ConceptsSerial communication transmits data one bit at a time.Why?Data transfers over long distancesReduced pin and interconnection countEasier to route with switchesEliminates parallel bus skew issuesTerminologyCommunications channelSimplex vs. duplex vs. half-duplexTransmission rates (baud rate vs. bit rate)Information codesData FramesSerial Communications Concepts -Morse CodeA .- N -. 1 .---- . .-.-.-B -... O --- 2 ..--- , --..--C -.-. P .--. 3 ...-- ? ..--..D -.. Q --.- 4 ....- ( -.--.E . R .-. 5 ..... ) -.--.-F ..-. S ... 6 -.... - -....-G --. T - 7 --... " .-..-.H .... U ..- 8 ---.. _ ..--.-I .. V ...- 9 ----. ' .----.J .--- W .-- 0 ----- : ---...K -.- X -..- / -..-. ; -.-.-.L .-.. Y -.-- + .-.-. $ ...-..-M -- Z --.. = -...-Asynchronous vs. SynchronousAsynchronous CommunicationNo common clock signal between transmitter and receiverSynchronization must be established on a per frame basisExample – RS232Synchronous CommunicationClock is transmitted in addition to data, or is recovered from data signalOften includes a framing signal as wellExample – I2SAsynchronous Data TransferRS-232 signal phasesIdleStart bitDataParityStop bitIdle or Start next frameS T A R TD 0 D 1 D 2 D 3 D 4 D 5 D 6 PS T O PI D L EI D L E o rS T A R TUARTsUniversal Asynchronous Receiver-TransmitterBasic UART constructionPractical UARTsComplex I/O device functionality encapsulated behind a register interfaceControlStatusDataFIFOsMODEM control signalsUART InterruptsUARTs often can generate interrupts for a number of conditionsReceive data readyReceive data errorFraming, parity, overrunModem signal status changesTransmitter buffer emptyIf data available, just sent itIf no data available and level sensitive interrupts, ISR should mask the transmit interrupt and the program putting data in the queue should unmask itCircular BufferingImplement simple FIFO queueing in software to minimize data movement.Some CPUs (especially DSPs) implement circular addressing modes in hardware for speed.RS-232RS-232 is one of many physical-level standards for serial communications.Selected serial communications standardsRS-232 defines many aspects of the serial data channelEquipment definitionsConnector construction and pin-outsModem control signalsSignal levelsRS-232 line drivers and receiversFlow ControlA serial channel may deliver data faster than the receiving device can process.Flow control gives the receiver a way to signal the transmitter to stop transmission.Flow control can be implemented asSoftwareXON/XOFF flow control protocolHardwareRTS/CTSADuC7026 Serial PeripheralsThere are 4 serial peripherals on the ADuC7026; a UART and 3 synchronous ports (SPI and I2C)There are ten pins that are used by the serial peripherals in two modesADuC7026 UARTCOMCON0Basic frame configurationBaud rateBasic baud rate dividerFractional baud rate dividerADuC7026 SPI PortThe Serial Peripheral Interface (SPI) port can be configured as a master or slave (shown below)SPI consists of 2 unidirectional data lines, a clock line, and a chip select lineADuC7026 I2C PortsThe Inter-Integrated Circuit (I2C) ports can operate as master or slaveI2C supports multi-master buses using just 2 bidirectional lines (clock and data)Both use open-drain drivers and pull-up resistorsCollisions can occur without damage – recognized when a line will not return high after it is releasedAsynchronous Communications -RS232 FramingBackWhat do you need to know in order to figure out what the data is?When should the data be sampled?Synchronous CommunicationsBackframeClock RecoveryBack11 1 1 1 1 10 0+V-V+V-V1011 1 1 1 1 10 0 Raw dataRZ, bipolar1 1 1 1 1 1 100 NRZ, ManchesterSerial Communications StandardsBackRS-232 ConnectorsBackRS-232 Signal LevelsBackData signals are shown. Control signals have opposite polarity.MAX221BackBasic UART ConstructionTransmitterReceivershift registerclockdata holding registercontrolunitloadserial data outdata1data bus/wrloadserial data inshif tshift registerdatadata holding registerloadcontrolunitdata bus/rdshif tdavreadyclock routing not shown for


View Full Document

UW-Madison ECE 353 - ECE 353 Week 13 Notes

Download ECE 353 Week 13 Notes
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view ECE 353 Week 13 Notes and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view ECE 353 Week 13 Notes 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?