DOC PREVIEW
UAH CPE 427 - CPE 427 Homework 1

This preview shows page 1 out of 2 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 2 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

CPE/EE 427, CPE 527 VLSI Design I: Homework 1CPE/EE 427, CPE 527 VLSI Design I: Homework 1 1. (15 points) Draw a detailed layout, cross-section and circuit diagram of a CMOS inverter assuming: a. (5) Twin-tub process; b. (5) N-well process; c. (5) P-well process. Label all relevant regions (n-well, p-well, n+, p+, metal1, poly, ...) and draw connections to Vdd and Gnd. Show transistors as 4-terminal devices. 2. (10 points) Justify the following design rules. Be specific. a. (2.5) 2λ poly-poly separation; b. (2.5) no required poly-metal spacing; c. (2.5) 1λ of diffusion and metal surrounding a cut; d. (2.5) 2λ overhang of poly at transistor gate; 3. (20 points) An NMOS device is plugged into the test configuration shown below. The input Vin =2V. The current source draws a constant current of 50 µA. R is a variable resistor that can assume values between 10kΩ and 30 kΩ. Transistor M1 experiences short channel effects and has following transistor parameters: k’ = 110*10-6 V/A2, VT = 0.4, and VDSAT = 0.6V. The transistor has a W/L = 2.5µ/0.25µ. For simplicity body effect and channel length modulation can be neglected. i.e λ=0, γ=0. a. (10) When R= 30kΩ again determine the operation region VD, VSb. (10) For the case of R = 10kΩ, would VS increase or decrease if λ ≠ 0. Explain qualitatively. EE/CPE 427, CPE 527 Page 1 of 24. (10 points) The circuits below show different implementations of an inverter whose output is connected to a capacitor. a. (2) Which one of the circuits consumes static power when the input is high? b. (2) Which one of the above circuits consumes static power when the input is low? c. (2) VOH of which circuit(s) is 1.2V? d. (2) VOL of which circuit(s) is 0V? e. (2) The proper functionality of which circuit(s) depends on the size of devices. Vin1.2V+(A)V1.2V+VVoutVinVout(B)1.2V+VVinVout(C)1.6V1.2V+VVinVout(D) 5. (10 points) Textbook: Exercise 2.1. 6. (15 points) Textbook: Exercise 2.2. 7. (10 points) Textbook: Exercise 2.5. 8. (10 points) Textbook: Exercise 2.6. EE/CPE 427, CPE 527 Page 2 of


View Full Document
Download CPE 427 Homework 1
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view CPE 427 Homework 1 and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view CPE 427 Homework 1 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?