DOC PREVIEW
SJSU EE 138 - Syllabus

This preview shows page 1-2 out of 6 pages.

Save
View full document
View full document
Premium Document
Do you want full access? Go Premium and unlock all 6 pages.
Access to all documents
Download any document
Ad free experience
View full document
Premium Document
Do you want full access? Go Premium and unlock all 6 pages.
Access to all documents
Download any document
Ad free experience
Premium Document
Do you want full access? Go Premium and unlock all 6 pages.
Access to all documents
Download any document
Ad free experience

Unformatted text preview:

EE138 Introduction to Embedded Control System Design Fall 2007 PLEASE DO NOT CONSUME FOOD IN THE CLASSROOM Page 1 of 6 SAN JOSE STATE UNIVERSITY College of Engineering DEPARTMENT OF ELECTRICAL ENGINEERING Introduction to Embedded Control System Design Course Description This is a first course in embedded system design. Topics covered include embedded system design challenge and metrics; processor and IC technologies; software and hardware architectures for ESD; design flow and tools; the design of standard peripherals, microcontrollers, single-purpose and general-purpose processors; basic concepts of interfacing and communication protocols in ESD. Prerequisites − EE120 − Basic knowledge in computer programming and software development Textbooks and Other Required Materials − "Embedded System Design - A Unified Hardware/Software Introduction" by Vahid and Civargis, John Wiley & Sons, 2002, ISBN 0-471-38678-2. − Verilog HDL Notes handouts in class. − Lab handouts will be distributed by instructor Reference − “Verilog Quickstart – 3rd edition” by James M. Lee, Springer Science+Business Media, 2002, ISBN 0-7923-7672-2 Course Structure: − Three (3) semester units. − Lecture: One hour and fifteen minutes, twice per week. − Laboratory: Open laboratory for lab exercises and project Course Learning Objectives The course learning objectives are designed to mainly contribute to ABET2000 criteria 3a, 3b, 3c, 3e, 3f, 3g, 3i, 3k, and 3l of the EE program objectives. The contributions are satisfied by the completion of leaning objectives listed below together with the course format described in the "Relationship to Program Objectives" section. 1. The ability to use Verilog Hardware Description Language to model hardware blocks. 2. The ability to understand and develop basic combinational logic design 3. The ability to understand and develop synchronous sequential logic designEE138 Introduction to Embedded Control System Design Fall 2007 PLEASE DO NOT CONSUME FOOD IN THE CLASSROOM Page 2 of 6 4. The ability to understand Timers and Counters and use them for embedded system design 5. The ability to understand UART, and other peripherals in embedded system design 6. The ability to understand and design basic memory structure in embedded system. 7. The ability to understand basic interfacing features such as, I/O addressing, Interrupts, and basic communication protocol in embedded system. 8. The ability to design, to develop, and test a simple embedded system, using Verilog, development and verification tools. 9. The ability to research technical literature from library as well as websites. 10. The ability to work in team, interface with team members, allocate jobs. 11. The ability to prepare and compose technical reports. 12. The ability to prepare and present projects. Relationship to Program Outcomes Program Outcomes Course Learning Objectives Level of Support (a) an ability to apply knowledge of mathematics, science, and engineering 1 - 7 Moderate (b) an ability to design and conduct experiments, as well as to analyze and interpret data 3 - 7 Advanced (c) an ability to design a system, component, or process to meet desired needs 3 - 7 Advanced (d) an ability to function on multi-disciplinary teams Not supported (e) an ability to identify, formulate, and solve engineering problems 3 - 7 Moderate (f) an understanding of professional and ethical responsibility 7 Moderate (g) an ability to communicate effectively 5 - 7 Moderate (h) the broad education necessary to understand the impact of engineering solutions in a global and societal context 1 - 7 Moderate (i) a recognition of the need for, and an ability to engage in life-long learning 1 - 7 Moderate (j) a knowledge of contemporary issues Not supported (k) an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice. 2 - 7 Advanced (l) one or more technical specialties that meet the needs of Silicon Valley companies 2 - 7 Advanced (m) Knowledge of probability and statistics, including applications to electrical engineering 1 Introductory (n) Knowledge of advanced mathematics, including differential and integral equations, linear algebra, complex variables, and discrete mathematics Not supported (o) Knowledge of basic sciences, computer science, and engineering sciences necessary to analyze and design 2 - 7 AdvancedEE138 Introduction to Embedded Control System Design Fall 2007 PLEASE DO NOT CONSUME FOOD IN THE CLASSROOM Page 3 of 6 complex electrical and electronic devices, software, and systems containing hardware and software components Lecture Topics: 1. Introduction − Embedded System − Processor Technology − IC Technology − Design Technology 2. Verilog Hardware Description Language − Overview − Syntax − Finite State Machines − Modeling − Testing 3. Single-Purpose Processor Hardware − Overview − Combinational Logic − Sequential Logic 4. Single-Purpose Processor Peripherals − Overview − Timers and Counters 5. Memory − Overview − Common Types − Composing − Memory Hierarchy 6. Interfacing − Overview − Communication Basics − Interrupts − Arbitration 7. Practical Projects − Introduction − User’s and Designer’s Perspective − Requirements and Designs Laboratory Topics 1. Lab1 – Decoder − 2 bit address decoder providing enable signals for system memory. − Test bench. 2. Lab2 – Digital Alarm ClockEE138 Introduction to Embedded Control System Design Fall 2007 PLEASE DO NOT CONSUME FOOD IN THE CLASSROOM Page 4 of 6 − Operate in 12-hour basis with separate am/pm control. − Alarm output should go high then current time = alarm time. − After reset, clock should go display time 0, and light will be flashing indicating that alarm should be set. − Test bench 3. Lab3 – Fifo Design − Synchronous FIFO − 16 locations, 32 bits wide – portable. − Sequential Logic − Test Bench 4. Lab4 – Round-robin Arbiter − Three-way round robin arbiter to share the same RAM − RAM is 1024x8 − Test bench 5. Lab5 – Final Project – Embedded System − Build an embedded processor that includes ALU, Controller Unit, Data Path, Memory interface, 2 timers, and 4 interrupts. Contribution of Course to Meeting the Professional Component: − Engineering Design: Two and a half semester units. − Engineering


View Full Document

SJSU EE 138 - Syllabus

Documents in this Course
Load more
Download Syllabus
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Syllabus and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Syllabus 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?