Unformatted text preview:

EE 270 Spring 2011 Page 1 San Jose State University Department of Electrical Engineering Course Title: Advanced Logic Design Meeting: MW 18:00 - 19:15, Eng 303 Lab Open Lab, E389/E291 Instructor: Dr. Tri Caohuu, ENG 375 Email:[email protected] Tel: (408) 924 3951 Course Outline: This course presents principles and techniques in logic design: design and analysis of combinational logic circuit; flip-flop properties, sequential circuit analysis and synthesis, algorithmic state machines; asynchronous circuit design and analysis; and design for testability. The students are required to do exercises and a design projects in the open laboratory using HDL-based methodology. The course is intended for senior students and beginning graduate student in the digital design concentration. Ref. Text: 1. Digital Logic Circuit Analysis and Design, V. P. Nelson, H. T. Nagle, B. D. Carroll, J. D. Irwin, H Prentice Hall 1995 2. Asynchronous Circuit Design, Chris J. Myers, Prentice Hall 2001 3. Digital Principles and Design, Donald Givone, McGrawHill 2003 2. Contemporary Logic Design, Randy h. Katz and Gaetano Borriello, Prentice Hall 2005 Grading policy: Homework 10% Midterm 25% Projects 25% Final Exam 40% Office Hours: T: 13:00 to 15:30 W:14:00 to 16:30 Open Laboratory: E 289, E291/Unix-based and E 389/PC-basedEE 270 Spring 2011 Page 2 COURSE OUTLINE I. Introduction [Week 1 and 2]  Review of switching algebra  Analysis and synthesis of combinational logic  Synchronous vs asynchronous circuits  HDL tools II. Simplification of switching functions [Week 3 and 4]  Karnaugh Maps  Quine-McCluskey method  Espresso Algorithm III. Synchronous circuit design [Week 5, 6, 7, 8]  Sequential devices  Analysis and synthesis of synchronous sequential circuits  Simplification and Optimization of Sequential Circuit IV. Asynchronous sequential circuits [Week 10, 11, 12,13]  Huffman Circuit  Muller Circuit  Timed Circuit  Petri-net and Graph-based Methods  Transformation Methods  Asynchronous data path (pipelines)  Verification V. Introduction to design for testability [Week 14,15]  Fault models  Combinational circuit testing  Sequential logic circuit  Design For Testability  Built-in Self Test VI. Design Project Note: Week 9 is for review and midterm Final Exam : Monday, May 23, 2011 from19:45 to 22:00EE 270 Spring 2011 Page 3 Course Learning Objectives: 1. The ability to understand fundamental concepts of synchronous circuit design 2. The ability to perform simplification of switching functions 3. The ability to analyze and synthesize synchronous circuits 4. The ability to understand the classification of asynchronous circuit. 5. The ability to analyze and synthesis fundamental asynchronous circuit design 6. The ability to use HDL for modeling and verification purposes 7. The ability design and test certain class of synchronous and asynchronous circuits 8. The ability to understand fundamental concepts and practices of DFT University, College, or Department Policy Information a) Academic integrity statement (from Office of Judicial Affairs): “Your own commitment to learning, as evidenced by your enrollment at San José State University and the University’s Academic Integrity Policy requires you to be honest in all your academic course work. Faculty are required to report all infractions to the Office of Judicial Affairs. The policy on academic integrity can be found at http://www2.sjsu.edu/senate/S04-12.pdf b) Campus policy in compliance with the Americans with Disabilities Act: “If you need course adaptations or accommodations because of a disability, or if you need special arrangements in case the building must be evacuated, please make an appointment with me as soon as possible, or see me during office hours. Presidential Directive 97-03 requires that students with disabilities register with DRC to establish a record of their disability.” c) Cell Phones: Students will turn their cell phones off or put them on vibrate mode while in class. They will not answer their phones in class. Students whose phones disrupt the course and do not stop when requested by the instructor will be referred to the Judicial Affairs Officer of the University. d) Academic Honesty: Faculty will make every reasonable effort to foster honest academic conduct in their courses. They will secure examinations and their answers so that students cannot have prior access to them and proctor examinations to prevent students from copying or exchanging information. They will be on the alert for plagiarism. Faculty will provide additional information, ideally on the green sheet, about other unacceptable procedures in class work and examinations. Students who are caught cheating will be reported to the Judicial Affairs Officer of the University, as prescribed by Academic Senate Policy S04-12.EE 270 Spring 2011 Page 4 EE Department Honor Code The Electrical Engineering Department will enforce the following Honor Code that must be read and accepted by all students. “I have read the Honor Code and agree with its provisions. My continued enrollment in this course constitutes full acceptance of this code. I will NOT: • Take an exam in place of someone else, or have someone take an exam in my place • Give information or receive information from another person during an exam • Use more reference material during an exam than is allowed by the instructor • Obtain a copy of an exam prior to the time it is given • Alter an exam after it has been graded and then return it to the instructor for re-grading • Leave the exam room without returning the exam to the instructor.” Measures Dealing with Occurrences of Cheating • Department policy mandates that the student or students involved in cheating will receive an “F” on that evaluation instrument (paper, exam, project, homework, etc.) and will be reported to the Department and the University. • A student’s second offense in any course will result in a Department recommendation of suspension from the University. APPENDIX: • “You are responsible for understanding the policies and procedures about add/drops, academic renewal, withdrawal, etc.


View Full Document

SJSU EE 270 - Syllabus

Documents in this Course
Load more
Download Syllabus
Our administrator received your request to download this document. We will send you the file to your email shortly.
Loading Unlocking...
Login

Join to view Syllabus and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Syllabus 2 2 and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?