View Full Document

Timing Analysis of Digital Systems with Gated Clocks



View the full content.
View Full Document
View Full Document

13 views

Unformatted text preview:

Timing Analysis of Digital Systems with Gated Clocks by David Van Campenhout and Trevor Mudge CSE TR 257 95 CSE TRAugust 1995 THE UNIVERSITY OF MICHIGAN Computer Science and Engineering Division Department of Electrical Engineering and Computer Science Ann Arbor Michigan 48109 2122 USA Timing Analysis of Digital Systems with Gated Clocks David Van Campenhout and Trevor Mudge Advanced Computer Architecture Laboratory Department of Electrical Engineering and Computer Science University of Michigan Ann Arbor Michigan 48109 2122 August 1995 Abstract The SMO model for analyzing the temporal behavior of general synchronous systems has proven to be very effective This paper extends the model to systems in which the clock signals can be gated conditional We describe a method for verifying the timing of such systems Our approach hinges on the use of information about design intent in the analysis to obtain good accuracy Ingredients for a timing verification tool that allows designers to take advantage of gated clocks are developed The system is partitioned into datapath and control sections The datapath is analyzed using the conditional delay model Gated clocks allow multi cycle behavior Symbolic finite state machine traversal techniques are employed for checking the validity of multi cycle paths CSE TR CSE TR 257 95 Timing Analysis of Digital Systems with Gated Clocks 1 1 Introduction 1 1 Static timing analysis There are two main approaches for verifying the temporal behavior of circuits 1 simulation based timing analysis and 2 static timing analysis Approaches based on simulation often termed dynamic timing analysis have the advantage of being able to handle a wider variety of circuits They can also take into account the full functional behavior of the circuit Their main disadvantage is the incompleteness of the analysis To obtain a reasonable coverage of the complete circuit behavior a very large number of simulations are necessary Static timing analyzers try to overcome



Access the best Study Guides, Lecture Notes and Practice Exams

Loading Unlocking...
Login

Join to view Timing Analysis of Digital Systems with Gated Clocks and access 3M+ class-specific study document.

or
We will never post anything without your permission.
Don't have an account?
Sign Up

Join to view Timing Analysis of Digital Systems with Gated Clocks and access 3M+ class-specific study document.

or

By creating an account you agree to our Privacy Policy and Terms Of Use

Already a member?